Patent Number : 61007 (R.O.C)<br>Patent Pending : 83216083 (R.O.C)

## GENERAL DESCRIPTION

EM73290 is an advanced single chip CMOS 4-bit micro-controller. It contains 2 K -byte ROM, 116-nibble RAM, 4-bit ALU, 13-level subroutine nesting, 22-stage time base, two independent 12 -bit timer/counters and one data pointer (DP) for the kernel function, and the EM73290 also contains 5 interrupt sources, $7 \mathrm{I} / \mathrm{O}$ ports (including 2 output ports for LED driving, 1 input port and 4 bidirection I/O ports).
Except low-power consumption and high speed, EM73290 also has sleep and hold mode operation for power saving.
EM73290 is suitable for application in family appliance, consumer products and toy controller.

## FEATURES

- Operation voltage $: 4.5 \mathrm{~V}$ to 5.5 V (clock frequency : 32 KHz to 5 MHz ) 2.7 to 3.3 V (clock frequency : 32 KHz to 4.19 MHz )
- Clock source : Single clock system for RC,Crystal or external clock source, decided by mask option.
- Instruction set : 110 powerful instructions.
- Instruction cycle time : Up to $1.6 \mu \mathrm{~s}$ for 5 MHz .
- ROM capacity $: 2 \mathrm{~K} \mathrm{X} 8$ bits.
- RAM capacity : 116 X 4 bits.
- Input port $: 1$ port (4-bit) and sleep/hold releasing function are available by mask option.
- Output port $: 2$ ports (8-bit)(open-drain or push-pull; high current for LED driving or low current type).
- Bidirection I/O port $: 4$ ports (15-bit) (push-pull or open-drain decided by mask option).
- 12 bits timer/counter : Two 12-bit timer/counters are programmable for timer, event counter and pulse width measurement.
- Built-in time base counter : 22 stages.
- Subroutine nesting : Up to 13 levels.
- Interrupt : External ..... 2 input interrupt sources.

Internal . . . . . . 2 Timer overflow interrupts.
1 Time base interrupt.

- Power saving function : Sleep function, CPU hold internal state and stop oscillator working. Hold function, CPU hold internal state and oscillator still working.
- Package type

$$
\begin{array}{lll}
: \text { EM73290H } & \text { Chip form } & 35 \text { pins. } \\
\text { EM73290CR } & \text { SDIP } & 42 \text { pins. }
\end{array}
$$

## PIN ASSIGNMENTS



## FUNCTION BLOCK DIAGRAM



## PIN DESCRIPTIONS

| Symbol | Pin-type | Function |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ |  | Power supply (+) |
| $\mathrm{V}_{\text {SS }}$ |  | Power supply (-) |
| RESET | RESET-A | System reset input signal, low active mask option: none pull-up |
| XIN | OSC-A/OSC-D | Crystal/RC or external clock source connecting pin |
| XOUT | OSC-A/OSC-D | Crystal/RC connecting pin |
| P0(0..3)/-WAKEUP0..3 | INPUT-B | 4-bit input port with Sleep/Hold releasing function mask option : <br> wakeup enable, pull-up wakeup enable, none wakeup disable, pull-up wakeup disable, pull-down wakeup disable, none |
| P1(0..3), P2(0..3) | OUTPUT-A | 4-bit high current output ports for LED driving mask option: open-drain, low current output open-drain, high current output push-pull,low current output push-pull, high current output |
| $\begin{aligned} & \text { P6(0..3), P7(0..3), } \\ & \text { P9(0..2) } \end{aligned}$ | I/O-A | 4-bit bidirection I/O ports mask option : open-drain push-pull |
| $\begin{aligned} & \hline \text { P8.0 } \overline{/ \overline{\mathrm{INT}} 1} \\ & \text { P8.2/INT0 } \end{aligned}$ | I/O-C | 2-bit bidirection I/O port with external interrupt sources input mask option: open-drain push-pull |
| P8.1/TRGB <br> P8.3/TRGA | I/O-C | 2-bit bidirection I/O port with timer/counter A,B external input mask option: open-drain push-pull |
| WAKEUP | INPUT-I | One input pin only for Sleep/Hold releasing function mask option: none pull-up |
| TEST |  | Test pin must be connected to $\mathrm{V}_{\text {SS }}$ |

## FUNCTION DESCRIPTIONS

## PROGRAM ROM ( 2K X 8 bits )

$2 \mathrm{~K} \times 8$ bits program ROM contains user's program and some fixed data .
The basic structure of program ROM can be divided into 5 parts.

1. Address 000 h : Reset start address.
2. Address $002 \mathrm{~h}-00 \mathrm{Ch}: 5$ kinds of interrupt service rountine entry addresses .
3. Address 00Eh - 086h :SCALL subroutine entry address, only available at $00 \mathrm{Eh}, 016 \mathrm{~h}, 01 \mathrm{Eh}, 026 \mathrm{~h}, 02 \mathrm{Eh}$, 036h, 03Eh, 046h, 04Eh, 056h, 05Eh, 066h, 06Eh, 076h ,07Eh, 086h .
4. Address $000 \mathrm{~h}-7 \mathrm{FFh}:$ LCALL subroutine entry address
5. Address 7E0h - 7FFh : The data region for 5-to-8 bits data conversion table .
6. Address $000 \mathrm{~h}-7 \mathrm{FFh}$ : Except used as above function, the other region can be used as user's program region.


User's program and fixed data are stored in the program ROM. User's program is according the PC value to send next executed instruction code. Fixed data can be read out by two ways.
(1) Table-look-up instruction:

Table-look-up instruction is depended on the Data Pointer ( DP ) to indicate to ROM address, then to get the ROM code data .
LDAX
Acc $\leftarrow \mathbf{R O M}[D P]_{\mathrm{L}}$
LDAXI

$$
\mathrm{Acc} \leftarrow \operatorname{ROM}[\mathrm{DP}]_{\mathrm{H}}, \mathrm{DP}+1
$$

DP is a 12-bit data register which can store the program ROM address to be the pointer for the ROM code data . First, user load ROM address into DP by instruction "LDADPL, LDADPM, LDADPH". then user can get the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI".

PROGRAM EXAMPLE: Read out the ROM code of address 777h by table-look-up instruction.
LDIA \#07h;
STADPL $;[\mathrm{DP}]_{\mathrm{L}} \leftarrow 07 \mathrm{~h}$
STADPM ; [DP] ${ }_{M} \leftarrow 07 \mathrm{~h}$
STADPH ; [DP $]_{\mathrm{H}} \leftarrow 07 \mathrm{~h}$, Load DP=777h
:
LDL \#00h;
LDH \#03h;
LDAX $\quad$; ACC $\leftarrow 6 \mathrm{~h}$
STAMI $\quad ; \operatorname{RAM}[30] \leftarrow 6 \mathrm{~h}$
LDAXI ; ACC $\leftarrow 5 \mathrm{~h}$
STAM $\quad ; \operatorname{RAM}[31] \leftarrow 5 h$
;
ORG 777h
DATA 56h;
(2) 5-to-8 bits data conversion instruction:

## OUT12 : IF CF=1 Port1= ROM[7F0h+RAM[HL]] ${ }_{\text {L }}$; Port2= ROM [7F0h+RAM[HL]] ${ }_{H}$ IF CF=0 Port1 $=$ ROM[7E0h+RAM[HL] $]_{\text {L }} ;$ Port2 $=$ ROM[7E0h+RAM[HL] $]_{H}$

5-to-8 bits data conversion instruction can read fixed data from data conversion table (7E0-7FF) out to Port1 and Port2 synchronously, the 5 -bit data is composed by CF and RAM data which specified by HL , when $\mathrm{CF}=1$, the 8 -bit data is located in address of $7 \mathrm{FOh}+\mathrm{RAM}[\mathrm{HL}]$ of ROM, in the other way, when $\mathrm{CF}=0$, the 8 -bit data is located in address 7E0h + RAM[HL] of ROM.

PROGRAM EXAMPLE : To output 7 -segment LED data "0" by 5 -to- 8 bits data conversion instruction.
LDL \#00h;
LDH \#03h;
LDIA \#00h;
STAM ; RAM[30] $\leftarrow 00 \mathrm{~h}$
TTCFS; CF $\leftarrow 1$
OUT12; Display "0"
:
ORG 7F0h
DATA 40h; "0"
** The 7 -segment LED display pattem

data format: gfe dcba
for example: " 2 " $\Rightarrow 00010010$

7Ch; "1"
12h; "2"
18h; "3"
2Ch; "4"
09h; "5"
01h; "6"
5Ch; "7"
00h; "8"
08h; "9"

## DATA RAM ( 116-nibble )

There is total 116 - nibble data RAM from address 00 to 73 h
Data RAM includes 3 parts: zero page region, stacks and data area.


ZERO- PAGE:
From 00h to 0 Fh is the location of zero-page . It is used as the pointer in zero -page addressing mode for the instruction of "STD \#k,y; ADD \#k,y; CLR y,b; CMP y,b".

PROGRAM EXAMPLE: To wirte immediate data "07h" to address "03h" of RAM and to clear bit 2 of RAM. STD \#07h, 03h ; RAM[03] $\leftarrow 07 \mathrm{~h}$
CLR 0Eh, $2 ;$ RAM $[0 E h]_{2} \leftarrow 0$

## STACK:

There are 13-level ( maximum ) stack for user using for subroutine (including interrupt and CALL). User can assign any level be the starting stack by giving the level number to stack pointer( SP) .
When user using any instruction of CALL or subroutine, before entry the subroutine, the previous PC address will be saved into stack until return from those subroutines ,the PC value will be restored by the data saved in stack.

## DATA AREA:

Except the special area used by user, the whole RAM can be used as data area for storing and loading general data.

## ADDRESSING MODE

(1) Indirect addressing mode:

Indirect addressing mode indicates the RAM address by specified HL register .
For example: LDAM ; Acc $\leftarrow$ RAM[HL]
STAM ; RAM $[\mathrm{HL}] \leftarrow$ Acc
(2) Direct addressing mode:

Direct addressing mode indicates the RAM address by immediate data .

For example: LDA $x$; Acc $\leftarrow$ RAM $[\mathrm{x}]$

$$
\operatorname{STA} x ; \operatorname{RAM}[x] \leftarrow \operatorname{Acc}
$$

(3) Zero-page addressing mode

For zero-page region, user can using direct addressing to write or do any arithematic, comparsion or bit manupulated operation directly.
For example: STD \#k,y ; RAM[y] $\leftarrow \# \mathrm{k}$

$$
\mathrm{ADD} \# \mathrm{k}, \mathrm{y} ; \mathrm{RAM}[\mathrm{y}] \leftarrow \mathrm{RAM}[\mathrm{y}]+\mathrm{\# k}
$$

## PROGRAM COUNTER (2K ROM)

Program counter (PC ) is composed by a 12-bit counter, which indicates the next executed address for the instruction of program ROM.
For a 2 K - byte size ROM, PC can indicate address form 000h - 7FFh, for BRANCH and CALL instrcutions, PC is changed by instruction indicating.

## (1) Branch instruction:

## SBR a

Object code: 00aa aaaa
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{PC}_{11-6 \mathrm{a}}$ (branch condition satisified)

PC | Hold original PC value +1 | a | a | a | a | a | a |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\begin{aligned}
& \mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+1(\text { branch condition not satisified }) \\
& \mathrm{PC} \quad \text { Original PC value }+1
\end{aligned}
$$

## LBR a

Object code: 1100 aaaa aaaa aaaa
Condition: $\mathrm{SF}=1 ; \mathrm{PC} \leftarrow \mathrm{a}$ ( branch condition satisified)

> PC | 0 | a | a | a | a | a | a | a | a | a |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$$
\mathrm{SF}=0 ; \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { ( branch condition not satisified })
$$

PC $\quad$ Original PC value +2

## (2) Subroutine instruction:

SCALL a
Object code: 1110 nnnn
Condition : $\mathrm{PC} \leftarrow \mathrm{a} ; \mathrm{a}=8 \mathrm{n}+6 ; \mathrm{n}=1 . .15 ; \mathrm{a}=86 \mathrm{~h}, \mathrm{n}=0$

## LCALL a

Object code: 01000 aaa aaaa aaaa
Condition: $\mathrm{PC} \leftarrow \mathrm{a}$

$$
\text { PC } \begin{array}{|l|l|l|l|l|l|l|l}
0, a, a, a, a, a, a, a, a, a, a, a \\
\hline
\end{array}
$$

RET
Object code: 01001111
Condition: PC $\leftarrow$ STACK[SP]; SP + 1
PC $\quad$ The return address stored in stack
RT I
Object code: 01001101
Condition : FLAG. PC $\leftarrow$ STACK[SP]; EI $\leftarrow 1 ; \mathrm{SP}+1$

> PC The return address stored in stack

## (3) Interrupt acceptance operation:

When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC,The interrupt vectors are as following:
$\overline{\text { INT0 }}$ (External interrupt from P8.2)

$$
\text { PC } \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1
\end{array} 0
$$

TRGA (Timer A overflow interrupt)

$$
\text { PC } \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & 0 \\
\hline
\end{array}
$$

TRGB (Time B overflow interrupt)

$$
\text { PC } \begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
\hline
\end{array}
$$

TBI (Time base interrupt)

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline \text { PC } & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 & 1
\end{array} 0
$$

INT1 (External interrupt from P8.0)

PC | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(4) Reset operation:

$$
\text { PC } \begin{array}{|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{array} 0
$$

## (5) Other operations:

For 1-byte instruction execution: $\mathrm{PC}+1$
For 2-byte instruction execution: $\mathrm{PC}+2$

## ACCUMULATOR

Accumulator is a 4-bit data register for temporary data . For the arithematic, logic and comparative opertion .., ACC plays a role which holds the source data and result .

## FLAGS

There are four kinds of flag, CF ( Carry flag ), ZF ( Zero flag ), SF ( Status flag ) and GF ( General flag ), these 41 -bit flags are affected by the arithematic, logic and comparative .... operation .
All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after RTI instruction executed .

## (1) Carry Flag ( CF )

The carry flag is affected by following operation:
a. Addition : CF as a carry out indicator, when the addition operation has a carry-out, CF will be " 1 ", in another word, if the operation has no carry-out, CF will be " 0 ".
b. Subtraction : CF as a borrow-in indicator, when the subtraction operation must has a borrow, in the CF will be " 0 ", in another word, if no borrow-in, CF will be " 1 ".
c. Comparision: CF is as a borrow-in indicator for Comparision operation as the same as subtraction operation.
d. Rotation: CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation.
e. CF test instruction : For TFCFC instruction, the content of CF sends into SF then clear itself " 0 ". For TTSFC instruction, the content of CF sends into SF then set itself " 1 ".

## (2) Zero Flag ( ZF )

ZF is affected by the result of ALU, if the ALU operation generate a " 0 " result, the ZF will be " 1 ", otherwise, the ZF will be " 0 ".
(3) Status Flag ( SF )

The SF is affected by instruction operation and system status .
a. SF is initiated to " 1 " for reset condition .
b. Branch instruction is decided by SF , when $\mathrm{SF}=1$, branch condition will be satisified, otherwise, branch condition will not be satisified by $\mathrm{SF}=0$.
(4) General Flag (GF )

GF is a one bit general purpose register which can be set, clear, test by instruction SGF, CGF and TGS.

## PROGRAM EXAMPLE:

Check following arithematic operation for CF, ZF, SF

|  | CF | ZF | SF |
| :--- | :---: | :---: | :---: |
| LDIA \#00h; | - | 1 | 1 |
| LDIA \#03h; | - | 0 | 1 |
| ADDA \#05h; | - | 0 | 1 |
| ADDA \#0Dh; | - | 0 | 0 |
| ADDA \#0Eh; | - | 0 | 0 |

## ALU

The arithematic operation of 4 - bit data is performed in ALU unit. There are 2 flags can be affected by the result of ALU operation, ZF and SF . The operation of ALU can be affected by CF only .

## ALU STRUCTURE

ALU supported user arithematic operation function, including : addition, subtraction and rotaion.


## ALU FUNCTION

(1) Addition:

For instruction ADDAM, ADCAM, ADDM \#k, ADD \#k,y .... ALU supports addition function. The addition operation can affect CF and ZF . For addition operation, if the result is " 0 ", ZF will be " 1 ", otherwise, not equal " 0 ", ZF will be " 0 ", When the addition operation has a carry-out. CF will be " 1 ", otherwise, CF will be " 0 ".

## EXAMPLE:

| Operation | Carry | Zero |
| :--- | :---: | :---: |
| $3+4=7$ | 0 | 0 |
| $7+\mathrm{F}=6$ | 1 | 0 |
| $0+0=0$ | 0 | 1 |
| $8+8=0$ | 1 | 1 |

(2) Subtraction:

For instruction SUBM \#k, SUBA \#k, SBCAM, DECM... ALU supports user subtraction function . The subtraction operation can affect CF and ZF , For subtraction operation, if the result is negative, CF will be " 0 ", it means a borrow out, otherwise, if the result is positive, CF will be " 1 ". For ZF, if the result of subtraction operation is " 0 ", the ZF will be " 1 ", otherwise, ZF will be " 1 ".

EXAMPLE:

| Operation | Carry | Zero |
| :--- | :---: | :---: |
| $8-4=4$ | 1 | 0 |
| $7-\mathrm{F}=-8(1000)$ | 0 | 0 |
| $9-9=0$ | 1 | 1 |

(3) Rotation:

There are two kinds of rotation operation, one is rotation left, the other is rotation right.
RLCA instruction rotates Acc value to left, shift the CF value into the LSB bit of Acc and the shift out data will be hold in CF .


RRCA instruction operation rotates Acc value to right, shift the CF value into the MSB bit of Acc and the shift out data will be hold in CF.


PROGRAM EXAMPLE: To rotate Acc right and shift a "1" into the MSB bit of Acc.
TTCFS; CF $\leftarrow 1$
RRCA; rotate Acc right and shift $\mathrm{CF}=1$ into MSB.

## HL REGISTER

HL register are two 4-bit registers, they are used as a pair of pointer for the address of RAM memory and also 2 independent temporary 4-bit data registers. For some instruction, $L$ register can be a pointer to indicate the pin number ( Port6-Port7) .

## HL REGISTER STRUCTURE



## HL REGISTER FUNCTION

(1) For instruction : LDL \#k, LDH \#k, THA, THL, INCL, DECL, EXAL, EXAH, HL register used as a temporary register .

PROGRAM EXAMPLE: Load immediate data " 5 h " into L register, "Dh" into H register.
LDL \#05h;
LDH \#0Dh;
(2) For instruction LDAM, STAM, STAMI .., HL register used as a pointer for the address of RAM memory. PROGRAM EXAMPLE: Store immediate data \#Ah into RAM of address 35 h .

LDL \#5h;
LDH \#3h;
STDMI \#0Ah; RAM[35] $\leftarrow$ Ah
(3) For instruction : SELP, CLPL, TFPL, L regieter be a pointer to indicate the bit of I/O port.

When LR $=8$ - B, indicate P6.0-P6.3
LR $=\mathrm{C}-\mathrm{F}$, indicate P7.0-P7.3
PROGRAM EXAMPLE: To set bit 2 of Port6 to "1"
LDL \#0Ah;
SEPL; P6. $2 \leftarrow 1$

## STACK POINTER (SP)

Stack pointer is a 4-bit register which stores the present stack level number.
Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition . When a new subroutine is accepted, the SP will be decreased one automatically, in another word, if returning from a subroutine, the SP will be increased one .
The data transfer between ACC and SP is by instruction of "LDASP" and "STASP".

## DATA POINTER (DP)

Data pointer is a 12 -bit register which stores the address of ROM can indicate the ROM code data specified by user (refer to data ROM).

## CLOCK AND TIMING GENERATOR

The clock generator is supported by a single clock system, the clock source comes from crystal (resonator) or RC oscillation, the working frequency range is 32 K Hz to 5 MHz depending on the working voltage.

## CLOCK AND TIMING GENERATOR STRUCTURE

The clock generator connects outside compoments ( crystal or resonator by XIN and XOUT pin for crystal osc type, capacitor for RC osc type, these two type is decided by mask option) the clock generator generates a basic system clock "fc".
When CPU sleeping, the clock generator will be stoped until the sleep condition released. The system clock control generates 4 basic phase signals ( S1, S2, S3, S4 ) and system clock .



Crystal connection


Capacitor connection

## CLOCK AND TIMING GENERATOR FUNCTION

The frequency of fc is the oscillation frequency for XIN, XOUT by crystal ( resonator) or by RC osc.
When CPU sleeps, the XOUT pin will be in "high" state .
The instruction cycle equal 8 basic clock fc.
1 instructure cycle $=8 / \mathrm{fc}$

## TIMING GENERATOR AND TIME BASE

The timing generator produces the system clock from basic clock pulse which can be normal mode or slow mode clock.

1 instruction cycle $=8$ basic clock pulses
There are 22 stages time base .


When working in the single clock mode, the timebase clock source is come from fc.
Time base provides basic frequency for following function:

1. TBI (time base interrupt) .
2. Timer/counter, internal clock source.
3. Warm-up time for sleep - mode releasing.

## TIME BASE INTERRUPT (TBI )

The time base can be used to generate a fixed frequency interrupt. There are 8 kinds of frequencies can be selected by setting "P25"
Single clock mode

00 xx : Interrupt disable
0100 : Interrupt frequency XIN / $2{ }^{10} \mathrm{~Hz}$
010 1: Interrupt frequency XIN / $2^{11} \mathrm{~Hz}$
0110 : Interrupt frequency XIN $/ 22^{12} \mathrm{~Hz}$
011 1: Interrupt frequency XIN / $2{ }^{13} \mathrm{~Hz}$
1100 : Interrupt frequency XIN / $2^{9} \mathrm{~Hz}$
110 1: Interrupt frequency XIN / $2^{8} \mathrm{~Hz}$
1110 : Interrupt frequency XIN / $2^{15} \mathrm{~Hz}$
111 : Interrupt frequency XIN / $2^{17} \mathrm{~Hz}$
10 x x: Reserved

## TIMER / COUNTER ( TIMERA, TIMERB)

Timer/counters can support user three special functions:

1. Even counter
2. Timer.
3. Pulse-width measurement.

These three functions can be executed by 2 timer/counter independently.
For timerA, the counter data is saved in timer register TAH, TAM, TAL, which user can set counter initial value and read the counter value by instruction "LDATAH(M,L), STATAH(M,L)" and timerB register is TBH, TBM, TBL and W/R instruction "LDATBH (M,L), STATBH (M,L)".

The basic structure of timer/counter is composed by two same structure counter, these two counters can be set initial value and send counter value to timer register, P28 and P29 are the command ports for timerA and timer B, user can choose different operation mode and different internal clock rate by setting these two ports. When timer/counter overflow, it will generate a $\operatorname{TRGA}(B)$ interrupt request to interrupt control unit.


## TIMER/COUNTER CONTROL

P8.1/TRGB, P8.3/TRGA is the external timer input for timerA and timerB, it is used in event counter and pulse-width measurement mode.

Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/ counterB.

| Port 28 | 3 2 1 0 <br> TMSA IPSA   |  | TIMER/COUNTER MODE SELECTION |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | TMSA (B) | Function description |
| Initial state: 0000 |  |  | 00 | Stop |
| Port 29 |  |  | 01 | Event counter mode |
|  | 32 | 10 | 10 | Timer mode |
|  | TMSB | IPSB | 11 | Pulse width measurement mode ${ }^{-1}$ |
|  | Initial | tate: 0000 |  |  |


| INTERNAL PULSE-RATE SELECTION |  |
| :---: | :---: |
| IPSA(B) | Function description |
| 00 | XIN/ $2{ }^{10} \mathrm{~Hz}$ |
| 01 | XIN/2 ${ }^{14} \mathrm{~Hz}$ |
| 10 | XIN/2 ${ }^{18} \mathrm{~Hz}$ |
| 11 | XIN/2 ${ }^{22} \mathrm{~Hz}$ |

## TIMER/COUNTER FUNCTION

Each timer/counter can execute any one of these functions independly.

## EVENT COUNTER MODE

For event counter mode, timer/counter increases one at any rising edge of P8.1/TRGB for timerB. (P8.3/ TRGA for timerA) When timer B(timerA) counts overflow, it will give interrupt control an interrupt request TRGB (TRGA).


PROGRAM EXAMPLE: Enable timerA with P28.
LDIA \#0100B;
OUTA P28; Enable timerA with event counter mode

## TIMER MODE

For timer mode ,timer/counter increase one at any rising edge of internal pulse . User can choose 4 kinds of internal pulse rate by setting IPSB for timerB (IPSA for timerA).
When timer/counter counts overflow, TRGB (TRGA) will be generated to interrupt control unit.

Internal pulse

TimerB (TimerA ) value


PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock XIN=4MHz LDIA \#0100B;
EXAE; enable mask 2
EICIL 110111B; internupt latch $\leftarrow 0$, enable EI LDIA \#06H;

STATAL;
LDIA \#01H;
STATAM;
LDIA \#0FH;
STATAH;
LDIA \#1000B;
OUTA P28; enable timerA with internal pulse rate: XIN/2 ${ }^{10} \mathrm{~Hz}$
NOTE: The preset value of timer/counter register is calculated as following procedure.
Internal pulse rate: $\mathrm{XIN} / 2^{10} ;$ XIN $=4 \mathrm{MHz}$
The time of timer counter count one $=2^{10} / \mathrm{XIN}=1024 / 4000=0.256 \mathrm{~ms}$
The number of internal pulse to get timer overflow $=60 \mathrm{~ms} / 0.256 \mathrm{~ms}=234.375=0$ EAH
The preset value of timer/counter register $=1000 \mathrm{H}-0 \mathrm{EAH}=0 \mathrm{~F} 16 \mathrm{H}$

## PULSE WIDTH MEASUREMENT MODE

For the pulse width measurement mode, the counter only incresed by the rising edge of internal pulse rate as external timer/counter input (P8.1/TRGB, P8.3/TRGA ), interrupt request will be generated as soon as timer/ counter count overflow.


PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode . LDIA \#1100B;
OUTA P28; Enable timerA with event counter mode.

## INTERRUPT FUNCTION

There are 5 interrupt sources, 2 external interrupt sources, 3 internal interrupt sources . Multiple interrupts are admitted according the priority .

| Type | Interrupt source | Priority | Interrupt <br> Latch | Interrupt <br> Enable condition | Program ROM <br> entry address |
| :--- | :--- | :--- | :--- | :--- | :--- |
| External | External interrupt( $\overline{(\mathrm{INT} 0})$ | 1 | IL 5 | $\mathrm{EI}=1$ | 002 H |
| Internal | Reserved | 2 | IL 4 | $\mathrm{EI}=1$, MASK3 $=1$ | 004 H |
| Internal | TimerA overflow interrupt (TRGA) | 3 | IL 3 | $\mathrm{EI}=1, \mathrm{MASK} 2=1$ | 006 H |
| Internal | TimerB overflow interrupt (TRGB) | 4 | IL 2 | $\mathrm{EI}=1, \mathrm{MASK} 1=1$ | 008 H |
| Internal | Time base interrupt(TBI) | 5 | IL 1 |  | 00 AH |
| External | External interrupt(INT1) | 6 | IL 0 | $\mathrm{EI}=1, \mathrm{MASK} 0=1$ | 00 CH |

## INTERRUPT STRUCTURE



Interrupt controller:
IL0-IL5 : Interrupt latch . Hold all interrupt requests from all interrupt sources. ILr can not be set by program, but can be reset by program or system reset, so IL only can decide which interrupt source can be accepted.

MASK0-MASK3 : Except $\overline{\text { INT0 }}$,MASK register can promit or inhibit all interrupt sources.
EI : Enable interrupt Flip-Flop can promit or inhibit all interrupt sources, when interrupt happened, EI is cleared to "0" automatically, after RTI instruction happened, EI will be set to "1" again .

Priority checker: Check interrupt priority when multiple interrupts happened.

## INTERRUPT FUNCTION

The procedure of interrupt operation:

1. Push PC and all flags to stack.
2. Set interrupt entry address into PC.
3. Set $\mathrm{SF}=1$.
4. Clear EI to inhibit other interrupts happened.
5. Clear the IL for which interrupt source has already be accepted.
6. To excute interrupt subroutine from the interrupt entry address.
7. CPU accept RTI, restore PC and flags from stack. Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "INT0, TRGA"
LDIA \#1100B;
EXAE; set mask register "1100B"
EICIL 111111B ; enable interrupt F.F.

## POWER SAVING FUNCTION ( Sleep / Hold functlon )

During sleep and hold condition, CPU holds the system's internal status with a low power consumption, for the sleep mode, the system clock will be stoped in the sleep condition and system need a warm up time for the stability of system clock running after wakeup. In the other way, for the hold mode, the system clock does not stop at all and it does not need a warm-up time any way.
The sleep and hold mode is controlled by Port 16 and released by $\mathrm{P} 0(0 . .3) / \overline{/ W A K E U P 0-3}$ or WAKEUP.


| SWWT |  |
| :---: | :---: |
| 00 | $2^{18} /$ XIN |
| 01 | $2^{14} /$ XIN |
| 10 | $2^{16} /$ XIN |
| 11 | Hold mode |


| SE | Enable sleep/hold |
| ---: | :--- |
| 0 | Reserved |
| 1 | Enable sleep / hold rnode |

Sleep and hold condition:

1. Osc stop ( sleep only ) and CPU internal status held .
2. Internal time base clear to " 0 ".
3. CPU internal memory ,flags, register, I/O held original states.
4. Program counter hold the executed address after sleep release.

Release condition:

1. Osc start to oscillating.(sleep only).
2. Warm-up time passing ( sleep only ).
3. According PC to execute the following program.

There is one kind of sleep/hold release mode .

1. Edge release mode:

Release sleep/hold condition by the falling edge of any one of $\mathrm{P} 0(0 . .3) / \overline{\text { WAKEUP } 0 . .3}$ or by the rising edge of WAKEUP.

Note : There are 4 independent mask options for wakeup function in EM73290. So, the wakeup function of $\mathrm{P} 0(0 . .3) / \mathrm{WAKEUP} 0 . .3$ are enabled or disabled independently.

## RESETTING FUNCTION

When CPU in normal working condition and $\overline{\text { RESET }}$ pin holds in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, and when $\overline{\text { RESET }}$ pin changes to high level, CPU begins to work in normal condition.
The CPU internal state during reset condition is as following table :

| Hardware condition in RESET state | Initial value |
| :--- | :--- |
| Program counter | 000 h |
| Status flag | 01 h |
| Interrupt enable flip-flop ( EI ) | 00 h |
| MASK0,1,2,3 | 00 h |
| Interrupt latch ( IL ) | 00 h |
| P16, 25, 28, 29 | 00 h |
| P1, 2, 6, 7, 8, 9 | 0 Fh |
| XIN | Start oscillation |

The $\overline{\text { RESET }}$ pin is a hysteresis input pin and it has a pull-up resistor available by mask option. The simplest RESET circuit is connect $\overline{\text { RESET }}$ pin with a capacitor to $\mathrm{V}_{\mathrm{SS}}$ and a diode to $\mathrm{V}_{\mathrm{DD}}$.


## EM73290 I/O PORT DESCRIPTION :

| Port | Input function |  |  | Output function | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | E | Input port, wakeup function |  |  |  |
| 1 |  | -- | E | Output port with LED driving |  |
| 2 |  | -- | E | Output port with LED driving |  |
| 3 |  | -- |  | -- |  |
| 4 |  | -- |  | -- |  |
| 5 |  | -- |  | -- |  |
| 6 | E | Input port | E | Output port |  |
| 7 | E | Input port | E | Output port |  |
| 8 | E | Input port, external interrupt input | E | Output port |  |
| 9 | E | Input port | E | Output port |  |
| 10 |  | -- |  | -- |  |
| 11 |  | -- |  | -- |  |
| 12 |  | -- |  | -- |  |
| 13 |  | -- |  | -- |  |
| 14 |  | -- |  | -- |  |
| 15 |  | -- |  | -- |  |
| 16 |  |  | I | Sleep mode control register |  |
| 17 |  |  |  | -- |  |
| 18 |  |  |  | -- |  |
| 19 |  |  |  | -- |  |
| 20 |  |  |  | -- |  |
| 21 |  |  |  | -- |  |
| 22 |  |  |  | -- |  |
| 23 |  |  |  | -- |  |
| 24 |  |  |  | -- |  |
| 25 |  |  | I | Timebase control register |  |
| 26 |  |  |  | -- |  |
| 27 |  |  |  | -- |  |
| 28 |  |  | I | Timer/counter A control register |  |
| 29 |  |  | I | Timer/counter B control register |  |
| 30 |  |  |  | -- |  |
| 31 |  |  |  | -- |  |

## ABSOLUTE MAXIMUM RATINGS

| Items | Sym. | Ratings | Conditions |
| :--- | :---: | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 V to 6 V |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |  |
| Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |  |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 300 mW | $\mathrm{~T}_{\mathrm{OPR}}=50^{\circ} \mathrm{C}$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{OPR}}$ | $0^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$ |  |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |

## RECOMMANDED OPERATING CONDITIONS

| Items | Sym. | Ratings | Condition |
| :--- | :---: | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 2.4 V to 5.5 V |  |
| Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $0.90 \mathrm{xV}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ |  |
|  | $\mathrm{V}_{\mathrm{IL}}$ | 0 V to $0.10 \mathrm{x} \mathrm{V}_{\mathrm{DD}}$ |  |
| Operating Frequency | $\mathrm{F}_{\mathrm{C}}$ | 32 K to 4 MHz | XIN,XOUT (RC osc) |
|  |  | 32 K to 1 MHz | XIN,XOUT (crystal osc), $\mathrm{V}_{\mathrm{D}}>2.4 \mathrm{~V}$ |
|  |  | 32 K to 5 MHz | XIN,XOUT (crystal osc), $\mathrm{V}_{\mathrm{DD}}>4.5 \mathrm{~V}$ |

DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{DD}}=3 \pm 0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}\right)$

| Parameters | Sym. | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | - | 0.4 | 1 | mA | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, no load, $\mathrm{Fc}=2 \mathrm{MHz}$ ( RC osc : $\mathrm{C}=25 \mathrm{pF})$ |
|  |  | - | 0.1 | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, sleep mode |
| Hysteresis voltage | $\mathrm{V}_{\mathrm{HYS}+}$ | $0.50 \mathrm{~V}_{\text {DD }}$ | - | $0.75 \mathrm{~V}_{\mathrm{DD}}$ | V | RESET, WAKEUP, P0, P8, P9 |
|  | $\mathrm{V}_{\text {HYS }}$ | $0.20 \mathrm{~V}_{\text {DD }}$ | - | $0.40 \mathrm{~V}_{\text {DD }}$ | V |  |
| Input current | $\mathrm{I}_{\mathrm{IH}}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ | $\overline{\text { RESET }}, \mathrm{P} 0, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.3 / 0 \mathrm{~V}$ |
|  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ | Open-drain, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.3 / 0 \mathrm{~V}$ |
|  | $\mathrm{I}_{\text {IL }}$ | - | - | -500 | $\mu \mathrm{A}$ | Push-pull, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ |
| Output voltage | $\mathrm{V}_{\mathrm{OH}}$ | 2.0 | - | - | V | Push-pull, $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-40 \mu \mathrm{~A}$ |
|  | $\mathrm{V}_{\text {OL }}$ | - | - | 0.3 | V | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.9 \mathrm{~mA}$ [Note] |
| Output current (P1 high drive) | $\mathrm{I}_{\mathrm{OH}}$ | 0.9 | - | - | mA | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |
|  | $\mathrm{I}_{\mathrm{OL}}$ | 9 | - | - | mA | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.9 \mathrm{~V}$ |
| Leakage current | $\mathrm{I}_{\mathrm{L}}$ | - | - | 1 | $\mu \mathrm{A}$ | Open-drain, $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{0}=3.3 \mathrm{~V}$ |
| Input resistor | $\mathrm{R}_{\text {IN }}$ | 100 | 200 | 300 | $\mathrm{K} \Omega$ | P0 |
|  |  | 300 | 600 | 900 | $\mathrm{K} \Omega$ | RESET |
| Frequency stability |  | - | 10 | - | \% | $\mathrm{Fc}=1 \mathrm{MHz}, \mathrm{RC}$ osc, $[\mathrm{F}(3 \mathrm{~V})-\mathrm{F}(2.4 \mathrm{~V})] / \mathrm{F}(3 \mathrm{~V})$ |
| Frequency variation |  | - | 30 | - | \% | $\mathrm{Fc}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{RC}$ osc, [ F (typical)-F(worse case)]/F(typical) |

$\left(\mathrm{V}_{\mathrm{DD}}=5.0 \pm 0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}\right)$

| Parameters | Sym. | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | - | 2 | 5.5 | mA | $\mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{no}$ load, $\mathrm{Fc}=4.19 \mathrm{MHz}$ (crystal osc) |$)$

[Note] : All output and Port 1, Port 2 low drive.

## RESET PIN TYPE

TYPE RESET-A


OSCILLATION PIN TYPE

TYPE OSC-A


## INPUT PIN TYPE

TYPE INPUT-A


TYPE OSC-D


TYPE INPUT-B


TYPE INPUT-I


## I/O PIN TYPE

TYPE OUTPUT


## I/O PIN TYPE

TYPE I/O


TYPE OUTPUT-A


TYPE I/O-A


TYPE I/O-C


Path A : For set and clear bit of port instructions, data goes through path A from output data latch to CPU.
Path B : For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.

## APPLICTION CIRCUIT



## PAD DIAGRAM



Chip Size : $2040 \mu \mathrm{~m} \times 2510 \mu \mathrm{~m}$

| PadNo. | Symbol | $\mathbf{X}$ | $\mathbf{Y}$ |
| :---: | :---: | :---: | :---: |
| 1 | P8.3 | -191.9 | 1017.4 |
| 2 | P9.2 | -347.7 | 1017.4 |
| 3 | P6.0 | -496.8 | 1017.4 |
| 4 | P6.1 | -625.6 | 1017.4 |
| 5 | P6.2 | -853.5 | 688.4 |
| 6 | P6.3 | -853.5 | 474.1 |
| 7 | P7.0 | -853.5 | -196.0 |
| 8 | P7.1 | -853.5 | -410.4 |
| 9 | P7.2 | -853.5 | -611.6 |
| 10 | P7.3 | -853.5 | -825.9 |
| 11 | P1.0 | -848.1 | -1051.5 |
| 12 | P1.1 | -687.1 | -1051.5 |
| 13 | P1.2 | -534.7 | -1051.5 |
| 14 | P1.3 | -373.7 | -1051.5 |
| 15 | $\mathrm{~V}_{\text {ss }}$ | 77.7 | -1051.5 |
| 16 | P2.0 | -1051.5 |  |
| 17 | P2.1 | 395.9 | -1051.5 |
| 18 | P2.2 | 548.2 | -1051.5 |
| 19 | P2.3 | 797.6 | -1030.4 |
| 20 | P0.0/WAKEUP0 | 797.6 | -873.1 |
| 21 | P0.1/WAKEUP1 | 797.6 | -718.4 |


| PadNo. | Symbol | $\mathbf{X}$ | Y |
| :---: | :---: | :---: | :---: |
| 22 | P0.2/WAKEUP2 | 797.6 | -560.2 |
| 23 | P0.3/WAKEUP3 | 797.6 | -405.5 |
| 24 | TEST | 797.6 | -247.3 |
| 25 | XIN | 769.2 | 136.9 |
| 26 | XOUT | 765.9 | 324.1 |
| 27 | RESET | 797.6 | 562.8 |
| 28 | WAKEUP | 797.6 | 721.0 |
| 29 | P8.0/INT1 | 816.1 | 876.5 |
| 30 | P8.1/TRGB | 816.1 | 1032.3 |
| 31 | P8.2/INT0 | 563.7 | 1017.4 |
| 32 | P8.3/TRGA | 414.6 | 1017.4 |
| 33 | P9.0 | 258.8 | 1017.4 |
| 34 | P9.1 | 109.7 | 1017.4 |
| 35 | $\mathrm{V}_{\mathrm{DD}}$ | -42.8 | 1017.4 |

Note : For PCB llayout, IC substrate must be floated or connect to $\mathrm{V}_{\mathrm{sS}}$.

## INSTRUCTION TABLE

## (1) Data Transfer

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LDA x | 01101010 xxxx xxxx | Acc $\leftarrow$ RAM $[\mathrm{x}]$ | 2 | 2 | - | Z | 1 |
| LDAM | 01011010 | Acc $\leftarrow$ RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | 1 |
| LDAX | 01100101 | Acc $\leftarrow$ ROM $[\mathrm{DP}]_{\mathrm{L}}$ | 1 | 2 | - | Z | 1 |
| LDAXI | 01100111 | $\mathrm{Acc} \leftarrow \mathrm{ROM}[\mathrm{DP}]_{\mathrm{H}}, \mathrm{DP}+1$ | 1 | 2 | - | Z | 1 |
| LDH \#k | 1001 kkkk | $\mathrm{HR} \leftarrow \mathrm{k}$ | 1 | 1 | - | - | 1 |
| LDHL x | 01001110 xxxx xx00 | $\mathrm{LR} \leftarrow \mathrm{RAM}[\mathrm{x}], \mathrm{HR} \leftarrow \mathrm{RAM}[\mathrm{x}+1]$ | 2 | 2 | - | - | 1 |
| LDIA \#k | 1101 kkkk | Acc $\leftarrow \mathrm{k}$ | 1 | 1 | - | Z | 1 |
| LDL \#k | 1000 kkkk | $\mathrm{LR} \leftarrow \mathrm{k}$ | 1 | 1 | - | - | 1 |
| STA x | 01101001 xxxx xxxx | $\mathrm{RAM}[\mathrm{x}] \leftarrow \mathrm{Acc}$ | 2 | 2 | - | - | 1 |
| STAM | 01011001 | RAM $[\mathrm{HL}] \leftarrow$ Acc | 1 | 1 | - | - | 1 |
| STAMD | 01111101 | RAM[HL] $\leftarrow$ Acc, LR-1 | 1 | 1 | - | Z | C |
| STAMI | 01111111 | RAM[HL] $\leftarrow$ Acc, $\mathrm{LR}+1$ | 1 | 1 | - | Z | C' |
| STD \#k,y | 01001000 kkkk yyyy | RAM[y] $\leftarrow \mathrm{k}$ | 2 | 2 | - | - | 1 |
| STDMI \#k | 1010 kkkk | RAM $[\mathrm{HL}] \leftarrow \mathrm{k}$, $\mathrm{LR}+1$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| THA | 01110110 | $\mathrm{Acc} \leftarrow \mathrm{HR}$ | 1 | 1 | - | Z | 1 |
| TLA | 01110100 | Acc $\leftarrow$ LR | 1 | 1 | - | Z | 1 |

(2) Rotate

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| RLCA | 01010000 | $\leftarrow \mathrm{CF} \leftarrow \mathrm{Acc} \leftarrow$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |
| RRCA | 01010001 | $\rightarrow \mathrm{CF} \rightarrow \mathrm{Acc} \rightarrow$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |

(3) Arithmetic operation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| ADCAM | 01110000 | Acc $\leftarrow$ Acc + RAM $[\mathrm{HL}]+\mathrm{CF}$ | 1 | 1 | C | Z | $\mathrm{C}^{\prime}$ |
| ADD \#k,y | 01001001 kkkk yyyy | $\mathrm{RAM}[\mathrm{y}] \leftarrow \mathrm{RAM}[\mathrm{y}]+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDA \#k | 011011100101 kkkk | Acc $\leftarrow$ Acc+k | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDAM | 01110001 | Acc $\leftarrow$ Acc + RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDH \#k | 011011101001 kkkk | $\mathrm{HR} \leftarrow \mathrm{HR}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDL \#k | 011011100001 kkkk | $\mathrm{LR} \leftarrow \mathrm{LR}+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| ADDM \#k | 011011101101 kkkk | RAM $[\mathrm{HL}] \leftarrow \mathrm{RAM}[\mathrm{HL}]+\mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{C}^{\prime}$ |
| DECA | 01011100 | Acc $\leftarrow$ Acc-1 | 1 | 1 | - | Z | C |
| DECL | 01111100 | LR $\leftarrow$ LR-1 | 1 | 1 | - | Z | C |
| DECM | 01011101 | RAM $[\mathrm{HL}] \leftarrow \mathrm{RAM}[\mathrm{HL}]-1$ | 1 | 1 | - | Z | C |
| INCA | 01011110 | Acc $\leftarrow$ Acc + 1 | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |


| INCL | 01111110 | $\mathrm{LR} \leftarrow \mathrm{LR}+1$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INCM | 01011111 | RAM[HL] $\leftarrow$ RAM $[\mathrm{HL}]+1$ | 1 | 1 | - | Z | $\mathrm{C}^{\prime}$ |
| SUBA \#k | 011011100111 kkkk | Acc $\leftarrow \mathrm{k}$-Acc | 2 | 2 | - | Z | C |
| SBCAM | 01110010 | Acc $\leftarrow$ RAM [HL]- Acc - $\mathrm{CF}^{\prime}$ | 1 | 1 | C | Z | C |
| SUBM \#k | 011011101111 kkkk | RAM $[\mathrm{HL}] \leftarrow \mathrm{k}$ - RAM[HL] | 2 | 2 | - | Z | C |

(4) Logical operation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| ANDA \#k | 011011100110 kkkk | Acc $\leftarrow$ Acc\&k | 2 | 2 | - | Z | Z' |
| ANDAM | 01111011 | Acc $\leftarrow$ Acc \& RAM $[\mathrm{HL}]$ | 1 | 1 | - | Z | Z' |
| ANDM \#k | 011011101110 kkkk | RAM[HL] $\leftarrow$ RAM $[\mathrm{HL}] \& k$ | 2 | 2 | - | Z | $\mathrm{Z}^{\prime}$ |
| ORA \#k | 011011100100 kkkk | Асc $\leftarrow$ Acc ' k | 2 | 2 | - | Z | $\mathrm{Z}^{\prime}$ |
| ORAM | 01111000 | Acc $\leftarrow$ Acc ! RAM[HL] | 1 | 1 | - | Z | Z' |
| ORM \#k | 011011101100 kkkk | RAM $[\mathrm{HL}] \leftarrow$ RAM $[\mathrm{HL}]^{\prime} \mathrm{k}$ | 2 | 2 | - | Z | $\mathrm{Z}^{\prime}$ |
| XORAM | 01111001 | Acc $\leftarrow$ Acc^RAM[HL] | 1 | 1 | - | Z | Z' |

(5) Exchange

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| EXA x | 01101000 xxxx xxxx | Acc $\leftrightarrow$ RAM $[\mathrm{x}]$ | 2 | 2 | - | Z | 1 |
| EXAH | 01100110 | Acc $\leftrightarrow$ HR | 1 | 2 | - | Z | 1 |
| EXAL | 01100100 | Acc $\leftrightarrow$ LR | 1 | 2 | - | Z | 1 |
| EXAM | 01011000 | Acc $\leftrightarrow$ RAM[HL] | 1 | 1 | - | Z | 1 |
| EXHL x | 01001100 xxxx xx00 | $\begin{aligned} & \text { LR } \leftrightarrow \text { RAM }[\mathrm{x}], \\ & \mathrm{HR} \leftrightarrow \mathrm{RAM}[\mathrm{x}+1] \end{aligned}$ | 2 | 2 | - | - | 1 |

## (6) Branch

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | CBR a | 00 aa aaaa | If SF=1 then $\mathrm{PC} \leftarrow \mathrm{PC}_{11-6} \mathrm{a}_{5-0}$ <br> else null | 1 | 1 | - | - |
| LBR a | 1100 aaaa aaaa aaaa | If SF $=1$ then PC $\leftarrow$ a else null | 2 | 2 | - | - | 1 |

## (7) Compare

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| CMP \#k,y | 01001011 kkkk yyyy | k-RAM[y] | 2 | 2 | C | Z | Z' |
| CMPA x | 01101011 xxxx xxxx | RAM[x]-Acc | 2 | 2 | C | Z | Z' |
| CMPAM | 01110011 | RAM[HL] - Acc | 1 | 1 | C | Z | Z' |
| CMPH \#k | 011011101011 kkkk | k - HR | 2 | 2 | - | Z | C |
| CMPIA \#k | 1011 kkkk | k - Acc | 1 | 1 | C | Z | Z' |
| CMPL \#k | 011011100011 kkkk | k-LR | 2 | 2 | - | Z | C |

(8) Bit manipulation

| Mnemonic |  | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C |  |  |  | Z | S |
| CLM | b |  | 1111 00bb | RAM[ ${ }^{\text {che }}{ }_{\text {b }} \leftarrow 0$ | 1 | 1 | - | - | 1 |
| CLP | p,b | 01101101 11bb pppp | PORT[p] ${ }_{\text {b }} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| CLPL |  | 01100000 | PORT[LR $\left.{ }_{3-2}+4\right] \mathrm{LR}_{1-0} \leftarrow 0$ | 1 | 2 | - | - | 1 |
| CLR | y,b | 01101100 11bb yyyy | RAM $[\mathrm{y}]_{\mathrm{b}} \leftarrow 0$ | 2 | 2 | - | - | 1 |
| SEM | b | 1111 01bb | RAM[HL] ${ }_{\mathrm{b}} \leftarrow 1$ | 1 | 1 | - | - | 1 |
| SEP | p,b | 01101101 01bb pppp | PORT[p] ${ }_{\text {b }} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| SEPL |  | 01100010 | PORT[LR $\left.{ }_{3-2}+4\right] \mathrm{LR}_{1-0} \leftarrow 1$ | 1 | 2 | - | - | 1 |
| SET | y,b | 01101100 01bb yyyy | RAM $[\mathrm{y}]_{\mathrm{b}} \leftarrow 1$ | 2 | 2 | - | - | 1 |
| TF | y,b | 01101100 00bb yyyy | $\mathrm{SF} \leftarrow \mathrm{RAM}[\mathrm{y}]_{\mathrm{b}}{ }^{\prime}$ | 2 | 2 | - | - | * |
| TFA | b | 1111 10bb | SFヶAcc ${ }_{\text {b }}{ }^{\prime}$ | 1 | 1 | - | - | * |
| TFM | b | 1111 11bb | SF $\leftarrow$ RAM $[\mathrm{HL}]_{b}{ }^{\prime}$ | 1 | 1 | - | - | * |
| TFP | p,b | 01101101 00bb pppp | SF $\leftarrow$ PORT $\left.{ }^{\text {P }}\right]_{\text {b }}{ }^{\prime}$ | 2 | 2 | - | - | * |
| TFPL |  | 01100001 | $\mathrm{SF} \leftarrow$ PORT $\left[\mathrm{LR}_{3-2}+4\right] \mathrm{LR}_{1-0}{ }^{\prime}$ | 1 | 2 | - | - | * |
| TT | y,b | 01101100 10bb yyyy | $\mathrm{SF} \leftarrow$ RAM $[\mathrm{y}]_{\mathrm{b}}$ | 2 | 2 | - | - | * |
| TTP | p,b | 01101101 10bb pppp | $\mathrm{SF} \leftarrow$ PORT $[\mathrm{p}]_{\mathrm{b}}$ | 2 | 2 | - | - | * |

## (9) Subroutine

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LCALL a | 0100 0aaa aaaa aaa | $\begin{aligned} & \text { STACK }[\mathrm{SP}] \leftarrow \mathrm{PC}, \\ & \mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{PC} \leftarrow \mathrm{a} \end{aligned}$ | 2 | 2 | - | - | - |
| SCALL a | 1110 nnnn | STACK $[\mathrm{SP}] \leftarrow \mathrm{PC}$, <br> $\mathrm{SP} \leftarrow \mathrm{SP}-1, \mathrm{PC} \leftarrow \mathrm{a}, \mathrm{a}=8 \mathrm{n}+6$ <br> ( $\mathrm{n}=1 \sim 15$ ),0086h ( $\mathrm{n}=0$ ) | 1 | 2 | - | - | - |
| RET | 01001111 | $\mathrm{SP} \leftarrow \mathrm{SP}+1, \mathrm{PC} \leftarrow \mathrm{STACK}[\mathrm{SP}]$ | 1 | 2 | - | - | - |

(10) Input/output

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z | S |  |
| INA p | 011011110100 pppp | Acc $\leftarrow$ PORT[p] | 2 | - | Z | Z |  |
| INM p | 011011111100 pppp | RAM[HL] $\leftarrow$ PORT[p] | 2 | 2 | - | - | Z |
| OUT \#k,p | 01001010 kkkk pppp | PORT[p] $\leftarrow \mathrm{k}$ | 2 | 2 | - | - | 1 |
| OUTA p | 01101111000 p pppp | PORT[p] $\leftarrow$ Acc | 2 | 2 | - | - | 1 |
| OUTM p | 01101111100 p pppp | PORT[p] $\leftarrow$ RAM[HL] | 2 | 2 | - | - | 1 |
| OUT12 | 01110111 | PORT[2].PORT[1] $\leftarrow$ <br> ROM[FEOh+CF.RAM[HL]] | 1 | 2 | - | - | 1 |

## (11) Flag manipulation

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | $\mathbf{Z}$ | S |
| CGF | 01010111 | GF $\leftarrow 0$ | 1 | 1 | - | - | 1 |
| SGF | 01010101 | GF $\leftarrow 1$ | 1 | 1 | - | - | 1 |


| TFCFC | 01010011 | SF $\leftarrow \mathrm{CF}^{\prime}, \mathrm{CF} \leftarrow 0$ | 1 | 1 | 0 | - | $*$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| TGS | 01010100 | SF $\leftarrow \mathrm{GF}$ | 1 | 1 | - | - | $*$ |
| TTCFS | 01010010 | SF $\leftarrow \mathrm{CF}, \mathrm{CF} \leftarrow 1$ | 1 | 1 | 1 | - | $*$ |
| TZS | 01011011 | SF $\leftarrow$ ZF | 1 | 1 | - | - | $*$ |

## (12) Interrupt control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | $\mathbf{S}$ |
| CIL r | 0110001111 rrrrrr | $\mathrm{IL} \leftarrow \mathrm{IL}$ \& r | 2 | 2 | - | - | 1 |
| DICIL r | 0110001110 rr rrrr | EIF $\leftarrow 0, \mathrm{IL} \leftarrow \mathrm{IL} \& \mathrm{r}$ | 2 | 2 | - | - | 1 |
| EICIL r | 01100011 01rr rrrr | EIF $\leftarrow 1$, IL $\leftarrow \mathrm{IL} \& \mathrm{r}$ | 2 | 2 | - | - | 1 |
| EXAE | 01110101 | MASK $\leftrightarrow$ Acc | 1 | 1 | - | - | 1 |
| RTI | 01001101 | $\begin{aligned} & \text { SP } \leftarrow \text { SP+1,FLAG.PC } \\ & \leftarrow \text { STACK[SP],EIF } \leftarrow 1 \end{aligned}$ | 1 | 2 | * | * | * |

## (13) CPU control

| Mnemonic | Object code (binary ) | Operation description | Byte | Cycle |  | Flag |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{C}$ | $\mathbf{Z}$ | $\mathbf{S}$ |  |
| NOP | 01010110 | no operation | 1 | 1 | - | - | - |

(14) Timer/Counter \& Data pointer \& Stack pointer control

| Mnemonic | Object code ( binary ) | Operation description | Byte | Cycle | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | C | Z | S |
| LDADPL | 0110101011111100 | Acc $\leftarrow[\mathrm{DP}]_{\text {L }}$ | 2 | 2 | - | Z | 1 |
| LDADPM | 0110101011111101 | Acc $\leftarrow[\mathrm{DP}]_{\mathrm{M}}$ | 2 | 2 | - | Z | 1 |
| LDADPH | 0110101011111110 | Acc $\leftarrow[\mathrm{DP}]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| LDASP | 0110101011111111 | Acc $\leftarrow$ SP | 2 | 2 | - | Z | 1 |
| LDATAL | 0110101011110100 | Acc $\leftarrow[\mathrm{TA}]_{\mathrm{L}}$ | 2 | 2 | - | Z | 1 |
| LDATAM | 0110101011110101 | Acc $\leftarrow[T A]_{M}$ | 2 | 2 | - | Z | 1 |
| LDATAH | 0110101011110110 | Acc $\leftarrow[T A]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| LDATBL | 0110101011111000 | Acc $\leftarrow[\mathrm{TB}]_{\mathrm{L}}$ | 2 | 2 | - | Z | 1 |
| LDATBM | 0110101011111001 | Acc $\leftarrow[T B]_{\mathrm{M}}$ | 2 | 2 | - | Z | 1 |
| LDATBH | 0110101011111010 | Acc $\leftarrow[T B]_{\mathrm{H}}$ | 2 | 2 | - | Z | 1 |
| STADPL | 0110100111111100 | $[\mathrm{DP}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STADPM | 0110100111111101 | $[\mathrm{DP}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STADPH | 0110100111111110 | $[\mathrm{DP}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STASP | 0110100111111111 | $\mathrm{SP} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAL | 0110100111110100 | $[\mathrm{TA}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAM | 0110100111110101 | $[\mathrm{TA}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATAH | 0110100111110110 | $[\mathrm{TA}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBL | 0110100111111000 | $[\mathrm{TB}]_{\mathrm{L}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBM | 0110100111111001 | $[\mathrm{TB}]_{\mathrm{M}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |
| STATBH | 0110100111111010 | $[\mathrm{TB}]_{\mathrm{H}} \leftarrow$ Acc | 2 | 2 | - | - | 1 |

## **** SYMBOL DESCRIPTION

| Symbol | Description | Symbol | Description |
| :---: | :---: | :---: | :---: |
| HR | H register | LR | L register |
| PC | Program counter | DP | Data pointer |
| SP | Stack pointer | STACK[SP] | Stack specified by SP |
| $\mathrm{A}_{\text {cC }}$ | Accumulator | FLAG | All flags |
| CF | Carry flag | ZF | Zero flag |
| SF | Status flag | GF | General flag |
| EI | Enable interrupt register | IL | Interrupt latch |
| MASK | Interrupt mask | PORT[p] | Port ( address : p ) |
| TA | Timer/counter A | TB | Timer/counter B |
| RAM[HL] | Data memory (address : HL ) | RAM[x] | Data memory (address : x ) |
| ROM $[\mathrm{DP}]_{\mathrm{L}}$ | Low 4-bit of program memory | ROM $\left[\right.$ [PP] ${ }_{\text {H }}$ | High 4-bit of program memory |
| $[\mathrm{DP}]_{\text {L }}$ | Low 4-bit of data pointer register | $[\mathrm{DP}]_{\mathrm{M}}$ | Middle 4-bit of data pointer register |
| $[D P]_{\mathrm{H}}$ | High 4-bit of data pointer register | $[\mathrm{TA}]_{\mathrm{L}}\left([\mathrm{TB}]_{\mathrm{L}}\right)$ | Low 4-bit of timer/counter A (timer/counter B) register |
| $[\mathrm{TA}]_{\mathrm{M}}\left([\mathrm{TB}]_{\mathrm{M}}\right)$ | Middle 4-bit of timer/counter A (timer/counter B) register | $[\mathrm{TA}]_{\mathrm{H}}\left([\mathrm{TB}]_{\mathrm{H}}\right)$ | High 4-bit of timer/counter A (timer/counter B) register |
| $\leftarrow$ | Transfer | $\leftrightarrow$ | Exchange |
| + | Addition | - | Substraction |
| \& | Logic AND |  | Logic OR |
| $\wedge$ | Logic XOR | ; | Inverse operation |
| . | Concatenation | \#k | 4-bit immediate data |
| x | 8-bit RAM address | y | 4-bit zero-page address |
| p | 4-bit or 5-bit port address | b | Bit address |
| r | 6-bit interrupt latch | $\mathrm{PC}_{11-6}$ | Bit 11 to 6 of program counter |
| $\mathrm{LR}_{1-0}$ | Contents of bit assigned by bit 1 to 0 of LR | $\mathrm{a}_{5-0}$ | Bit 5 to 0 of destination address for branch instruction |
| $\mathrm{LR}_{3-2}$ | Bit 3 to 2 of LR |  |  |

