

Patent Number : 61007 (R.O.C)
Patent Pending : 83216083 (R.O.C)

GENERAL DESCRIPTION

EM73290 is an advanced single chip CMOS 4-bit micro-controller. It contains 2K-byte ROM, 116-nibble RAM, 4-bit ALU, 13-level subroutine nesting, 22-stage time base, two independent 12-bit timer/counters and one data pointer (DP) for the kernel function, and the EM73290 also contains 5 interrupt sources, 7 I/O ports (including 2 output ports for LED driving, 1 input port and 4 bidirection I/O ports).

Except low-power consumption and high speed, EM73290 also has sleep and hold mode operation for power saving.

EM73290 is suitable for application in family appliance, consumer products and toy controller.

FEATURES

• Operation voltage : 4.5V to 5.5V (clock frequency : 32 KHz to 5 MHz)

2.7 to 3.3V (clock frequency: 32 KHz to 4.19 MHz)

• Clock source : Single clock system for RC, Crystal or external clock source, decided by mask

option.

Instruction set
 Instruction cycle time
 Up to 1.6µs for 5MHz.

ROM capacity : 2K X 8 bits.RAM capacity : 116 X 4 bits.

• Input port : 1 port (4-bit) and sleep/hold releasing function are available by mask option.

• Output port : 2 ports (8-bit)(open-drain or push-pull; high current for LED driving or low

current type).

• Bidirection I/O port : 4 ports (15-bit) (push-pull or open-drain decided by mask option).

• 12 bits timer/counter : Two 12-bit timer/counters are programmable for timer, event counter and pulse

width measurement.

Built-in time base counter: 22 stages.
Subroutine nesting: Up to 13 levels.

• Interrupt : External 2 input interrupt sources.

Internal 2 Timer overflow interrupts.

1 Time base interrupt.

• Power saving function : Sleep function, CPU hold internal state and stop oscillator working.


Hold function, CPU hold internal state and oscillator still working.

• Package type : EM73290H Chip form 35 pins.


EM73290CR SDIP 42 pins.



PIN ASSIGNMENTS



FUNCTION BLOCK DIAGRAM





PIN DESCRIPTIONS

Symbol	Pin-type	Function
V _{DD}		Power supply (+)
V _{SS}		Power supply (-)
RESET	RESET-A	System reset input signal, low active
		mask option: none
		pull-up
XIN	OSC-A/OSC-D	Crystal/RC or external clock source connecting pin
XOUT	OSC-A/OSC-D	Crystal/RC connecting pin
P0(03)/WAKEUP03	INPUT-B	4-bit input port with Sleep/Hold releasing function mask option: wakeup enable, pull-up wakeup enable, none wakeup disable, pull-up wakeup disable, pull-down wakeup disable, none
P1(03), P2(03)	OUTPUT-A	4-bit high current output ports for LED driving mask option: open-drain, low current output open-drain, high current output push-pull,low current output push-pull, high current output
P6(03), P7(03), P9(02)	I/O-A	4-bit bidirection I/O ports mask option : open-drain push-pull
P8.0/ <u>INT1</u> P8.2/ <u>INT0</u>	I/O-C	2-bit bidirection I/O port with external interrupt sources input mask option : open-drain push-pull
P8.1/TRGB	I/O-C	2-bit bidirection I/O port with timer/counter A,B external input
P8.3/TRGA		mask option : open-drain push-pull
WAKEUP	INPUT-I	One input pin only for Sleep/Hold releasing function mask option: none pull-up
TEST		Test pin must be connected to V _{ss}



FUNCTION DESCRIPTIONS

PROGRAM ROM (2K X 8 bits)

2 K x 8 bits program ROM contains user's program and some fixed data.

The basic structure of program ROM can be divided into 5 parts.

- 1. Address 000h: Reset start address.
- 2. Address 002h 00Ch: 5 kinds of interrupt service rountine entry addresses .
- 3. Address 00Eh 086h :SCALL subroutine entry address, only available at 00Eh,016h,01Eh,026h, 02Eh, 036h, 03Eh, 046h, 04Eh, 056h, 05Eh, 066h, 06Eh, 076h,07Eh, 086h .
- 4. Address 000h 7FFh : LCALL subroutine entry address
- 5. Address 7E0h 7FFh: The data region for 5-to-8 bits data conversion table.
- 6. Address 000h 7FFh: Except used as above function, the other region can be used as user's program region.

addres	s 2048 x 8 bits
000h	Reset start address
002h	INTO; External interrupt service routine entry address
004h	
006h	TRGA; Timer/counterA interrupt service routine entry address
008h	TRGB; Timer/counter B interrupt service routine entry address
00Ah	TBI; Time base interrupt service routine entry address
00Ch	INT1; External interrupt service routine entry address
00Eh	CCALL submouting call autors address
086h	SCALL, subroutine call entry address
:	
7E0h	D
7FFh	Data conversion table for "OUT12" instruction

User's program and fixed data are stored in the program ROM. User's program is according the PC value to send next executed instruction code . Fixed data can be read out by two ways.

(1) Table-look-up instruction:

Table-look-up instruction is depended on the Data Pointer (DP) to indicate to ROM address, then to get the ROM code data .

 $\begin{tabular}{lll} LDAX & Acc \leftarrow ROM[DP]_L \\ LDAXI & Acc \leftarrow ROM[DP]_H, DP+1 \end{tabular}$



DP is a 12-bit data register which can store the program ROM address to be the pointer for the ROM code data. First, user load ROM address into DP by instruction "LDADPL, LDADPM, LDADPH". then user can get the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI".

PROGRAM EXAMPLE: Read out the ROM code of address 777h by table-look-up instruction.

```
LDIA #07h:
STADPL
             ; [DP]_L \leftarrow 07h
             ; [DP]_{M} \leftarrow 07h
STADPM
              ; [DP]_{u}^{m} \leftarrow 07h, Load DP=777h
STADPH
LDL #00h;
LDH #03h;
LDAX
              ; ACC \leftarrow 6h
STAMI
              ; RAM[30] \leftarrow 6h
LDAXI
              ; ACC \leftarrow 5h
STAM
              ; RAM[31] \leftarrow 5h
ORG 777h
DATA 56h;
```

(2) 5-to-8 bits data conversion instruction:

```
OUT12: IF CF=1 Port1= ROM[7F0h+RAM[HL]]<sub>L</sub>; Port2= ROM [7F0h+RAM[HL]]<sub>H</sub> IF CF=0 Port1= ROM[7E0h+RAM[HL]]<sub>I</sub>; Port2= ROM[7E0h+RAM[HL]]<sub>H</sub>
```

5-to-8 bits data conversion instruction can read fixed data from data conversion table (7E0-7FF) out to Port1 and Port2 synchronously, the 5-bit data is composed by CF and RAM data which specified by HL, when CF=1, the 8-bit data is located in address of 7F0h+ RAM[HL] of ROM, in the other way, when CF=0, the 8-bit data is located in address 7E0h + RAM[HL] of ROM.


PROGRAM EXAMPLE: To output 7-segment LED data "0" by 5-to-8 bits data conversion instruction.

```
LDL #00h;
                                                    ** The 7-segment LED display pattern
LDH #03h;
LDIA #00h;
STAM; RAM[30] \leftarrow 00h
TTCFS; CF \leftarrow 1
OUT12; Display "0"
ORG
        7F0h
                                                    data format: gfe dcba
                                                    for example: "2" \Rightarrow 0001 0010
DATA 40h; "0"
        7Ch; "1"
        12h; "2"
        18h; "3"
        2Ch; "4"
        09h: "5"
        01h; "6"
        5Ch; "7"
        00h; "8"
        08h; "9"
```



DATA RAM (116-nibble)

There is total 116 - nibble data RAM from address 00 to 73h Data RAM includes 3 parts: zero page region, stacks and data area.



ZERO-PAGE:

From 00h to 0Fh is the location of zero-page. It is used as the pointer in zero -page addressing mode for the instruction of "STD #k,y; ADD #k,y; CLR y,b; CMP y,b".

PROGRAM EXAMPLE: To wirte immediate data "07h" to address "03h" of RAM and to clear bit 2 of RAM.

STD #07h, 03h; RAM[03] \leftarrow 07h CLR 0Eh,2; RAM[0Eh], \leftarrow 0

STACK:

There are 13 - level (maximum) stack for user using for subroutine (including interrupt and CALL). User can assign any level be the starting stack by giving the level number to stack pointer (SP).

When user using any instruction of CALL or subroutine, before entry the subroutine, the previous PC address will be saved into stack until return from those subroutines, the PC value will be restored by the data saved in stack.

DATA AREA:

Except the special area used by user, the whole RAM can be used as data area for storing and loading general data.

ADDRESSING MODE

(1) Indirect addressing mode:

Indirect addressing mode indicates the RAM address by specified HL register .

For example: LDAM; $Acc \leftarrow RAM[HL]$ STAM; $RAM[HL] \leftarrow Acc$

(2) Direct addressing mode:

Direct addressing mode indicates the RAM address by immediate data.



For example: LDA x ; $Acc \leftarrow RAM[x]$

 $STA x ; RAM[x] \leftarrow Acc$

(3) Zero-page addressing mode

For zero-page region, user can using direct addressing to write or do any arithematic, comparsion or bit manupulated operation directly.

For example: STD #k,y; RAM[y] $\leftarrow \#k$

 $ADD \ \#k,y; \ RAM[y] \leftarrow RAM[y] + \#k$

PROGRAM COUNTER (2K ROM)

Program counter (PC) is composed by a 12-bit counter, which indicates the next executed address for the instruction of program ROM.

For a 2K - byte size ROM, PC can indicate address form 000h - 7FFh, for BRANCH and CALL instrcutions, PC is changed by instruction indicating.

(1) Branch instruction:

SBR a

Object code: 00aa aaaa

Condition: SF=1; PC \leftarrow PC _{11-6 a} (branch condition satisified)

SF=0; PC \leftarrow PC +1(branch condition not satisified)

LBR a

Object code: 1100 aaaa aaaa aaaa

Condition: SF=1; PC \leftarrow a (branch condition satisified)

SF=0; PC \leftarrow PC + 2 (branch condition not satisified)

(2) Subroutine instruction:

SCALL a

Object code: 1110 nnnn

Condition: PC \leftarrow a; a=8n+6; n=1..15; a=86h, n=0

LCALL a

Object code: 0100 0 aaa aaaa aaaa

Condition: $PC \leftarrow a$

PC	0	a	a	a	a	a	a	a	a	a	a	a



RET

Object code: 0100 1111

Condition: $PC \leftarrow STACK[SP]$; SP + 1

PC The return address stored in stack

RT I

Object code: 0100 1101

Condition : FLAG. PC \leftarrow STACK[SP]; EI \leftarrow 1; SP + 1

PC The return address stored in stack

(3) Interrupt acceptance operation:

When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC, The interrupt vectors are as following:

INT0 (External interrupt from P8.2)

TRGA (Timer A overflow interrupt)

TRGB (Time B overflow interrupt)

TBI (Time base interrupt)

INT1 (External interrupt from P8.0)

(4) Reset operation:

(5) Other operations:

For 1-byte instruction execution: PC + 1For 2-byte instruction execution: PC + 2

ACCUMULATOR



Accumulator is a 4-bit data register for temporary data . For the arithematic, logic and comparative opertion ..., ACC plays a role which holds the source data and result .

FLAGS

There are four kinds of flag, CF (Carry flag), ZF (Zero flag), SF (Status flag) and GF (General flag), these 4 1-bit flags are affected by the arithematic, logic and comparative operation . All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after

(1) Carry Flag (CF)

RTI instruction executed.

The carry flag is affected by following operation:

- a. Addition: CF as a carry out indicator, when the addition operation has a carry-out, CF will be "1", in another word, if the operation has no carry-out, CF will be "0".
- b. Subtraction: CF as a borrow-in indicator, when the subtraction operation must has a borrow, in the CF will be "0", in another word, if no borrow-in, CF will be "1".
- c. Comparision: CF is as a borrow-in indicator for Comparision operation as the same as subtraction operation.
- d. Rotation: CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation.
- e. CF test instruction: For TFCFC instruction, the content of CF sends into SF then clear itself "0". For TTSFC instruction, the content of CF sends into SF then set itself "1".

(2) Zero Flag (ZF)

ZF is affected by the result of ALU, if the ALU operation generate a "0" result, the ZF will be "1", otherwise, the ZF will be "0".

(3) Status Flag (SF)

The SF is affected by instruction operation and system status.

- a. SF is initiated to "1" for reset condition.
- b. Branch instruction is decided by SF, when SF=1, branch condition will be satisified, otherwise, branch condition will not be satisified by SF = 0.

(4) General Flag (GF)

GF is a one bit general purpose register which can be set, clear, test by instruction SGF, CGF and TGS.

PROGRAM EXAMPLE:

Check following arithematic operation for CF, ZF, SF




	CF	ZF	SF
LDIA #00h;	-	1	1
LDIA #03h;	-	0	1
ADDA #05h;	-	0	1
ADDA #0Dh;	-	0	0
ADDA #0Eh;	-	0	0

ALU

The arithematic operation of 4 - bit data is performed in ALU unit. There are 2 flags can be affected by the result of ALU operation, ZF and SF. The operation of ALU can be affected by CF only.

ALU STRUCTURE

ALU supported user arithematic operation function, including: addition, subtraction and rotaion.



ALU FUNCTION

(1) Addition:

For instruction ADDAM, ADCAM, ADDM #k, ADD #k,y ALU supports addition function. The addition operation can affect CF and ZF. For addition operation, if the result is "0", ZF will be "1", otherwise, not equal "0", ZF will be "0", When the addition operation has a carry-out. CF will be "1", otherwise, CF will be "0".

EXAMPLE:

Operation	Carry	Zero
3+4=7	0	0
7+F=6	1	0
0+0=0	0	1
8+8=0	1	1

(2) Subtraction:

For instruction SUBM #k, SUBA #k, SBCAM, DECM... ALU supports user subtraction function . The subtraction operation can affect CF and ZF, For subtraction operation, if the result is negative, CF will be "0", it means a borrow out, otherwise, if the result is positive, CF will be "1". For ZF, if the result of subtraction operation is "0", the ZF will be "1", otherwise, ZF will be "1".


EXAMPLE:

Operation	Carry	Zero
8-4=4	1	0
7-F=-8(1000)	0	0
9-9=0	1	1




(3) Rotation:

There are two kinds of rotation operation, one is rotation left, the other is rotation right. RLCA instruction rotates Acc value to left, shift the CF value into the LSB bit of Acc and the shift out data will be hold in CF.



RRCA instruction operation rotates Acc value to right, shift the CF value into the MSB bit of Acc and the shift out data will be hold in CF.



PROGRAM EXAMPLE: To rotate Acc right and shift a "1" into the MSB bit of Acc.

TTCFS; $CF \leftarrow 1$

RRCA; rotate Acc right and shift CF=1 into MSB.

HL REGISTER

HL register are two 4-bit registers, they are used as a pair of pointer for the address of RAM memory and also 2 independent temporary 4-bit data registers. For some instruction, L register can be a pointer to indicate the pin number (Port6 - Port7) .

HL REGISTER STRUCTURE

HL REGISTER FUNCTION

(1) For instruction: LDL #k, LDH #k, THA, THL, INCL, DECL, EXAL, EXAH, HL register used as a temporary register.

PROGRAM EXAMPLE: Load immediate data "5h" into L register, "Dh" into H register. LDL #05h; LDH #0Dh;

(2) For instruction LDAM, STAM, STAMI .., HL register used as a pointer for the address of RAM memory.

PROGRAM EXAMPLE: Store immediate data #Ah into RAM of address 35h.



LDL #5h; LDH #3h; STDMI #0Ah; RAM[35] \leftarrow Ah

(3) For instruction: SELP, CLPL, TFPL, L regieter be a pointer to indicate the bit of I/O port.

When LR = 8 - B, indicate P6.0 - P6.3 LR = C - F, indicate P7.0 - P7.3

PROGRAM EXAMPLE: To set bit 2 of Port6 to "1"

LDL #0Ah; SEPL; P6.2 \leftarrow 1

STACK POINTER (SP)

Stack pointer is a 4-bit register which stores the present stack level number.

Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition . When a new subroutine is accepted, the SP will be decreased one automatically, in another word, if returning from a subroutine, the SP will be increased one .

The data transfer between ACC and SP is by instruction of "LDASP" and "STASP".

DATA POINTER (DP)

Data pointer is a 12-bit register which stores the address of ROM can indicate the ROM code data specified by user (refer to data ROM).


CLOCK AND TIMING GENERATOR

The clock generator is supported by a single clock system, the clock source comes from crystal (resonator) or RC oscillation, the working frequency range is 32 K Hz to 5 MHz depending on the working voltage.


CLOCK AND TIMING GENERATOR STRUCTURE

The clock generator connects outside components (crystal or resonator by XIN and XOUT pin for crystal osc type, capacitor for RC osc type, these two type is decided by mask option) the clock generator generates a basic system clock "fc".

When CPU sleeping, the clock generator will be stoped until the sleep condition released. The system clock control generates 4 basic phase signals (S1, S2, S3, S4) and system clock.







Crystal connection

Capacitor connection

CLOCK AND TIMING GENERATOR FUNCTION

The frequency of fc is the oscillation frequency for XIN, XOUT by crystal (resonator) or by RC osc. When CPU sleeps, the XOUT pin will be in "high" state.

The instruction cycle equal 8 basic clock fc.


1 instructure cycle = 8 / fc

TIMING GENERATOR AND TIME BASE

The timing generator produces the system clock from basic clock pulse which can be normal mode or slow mode clock.

1 instruction cycle = 8 basic clock pulses

There are 22 stages time base.



When working in the single clock mode, the timebase clock source is come from fc.

Time base provides basic frequency for following function:

- 1. TBI (time base interrupt).
- 2. Timer/counter, internal clock source.
- 3. Warm-up time for sleep mode releasing.

TIME BASE INTERRUPT (TBI)

The time base can be used to generate a fixed frequency interrupt . There are 8 kinds of frequencies can be selected by setting "P25"

Single clock mode

P25 3 2 1 0 (initial value 0000) 0 0 x x: Interrupt disable 0 1 0 0: Interrupt frequency XIN / 2^{10} Hz 0 1 0: Interrupt frequency XIN / 2^{11} Hz 0 1 1 0: Interrupt frequency XIN / 2^{12} Hz 0 1 1 1: Interrupt frequency XIN / 2^{13} Hz 1 1 0 0: Interrupt frequency XIN / 2^{9} Hz 1 1 0 1: Interrupt frequency XIN / 2^{8} Hz 1 1 1 0: Interrupt frequency XIN / 2^{15} Hz 1 1 1: Interrupt frequency XIN / 2^{15} Hz 1 1 1: Interrupt frequency XIN / 2^{17} Hz 1 0 x x: Reserved



TIMER / COUNTER (TIMERA, TIMERB)


Timer/counters can support user three special functions:

- 1. Even counter
- 2. Timer.
- 3. Pulse-width measurement.

These three functions can be executed by 2 timer/counter independently.

For timerA, the counter data is saved in timer register TAH, TAM, TAL, which user can set counter initial value and read the counter value by instruction "LDATAH(M,L), STATAH(M,L)" and timerB register is TBH, TBM, TBL and W/R instruction "LDATBH (M,L), STATBH (M,L)".

The basic structure of timer/counter is composed by two same structure counter, these two counters can be set initial value and send counter value to timer register, P28 and P29 are the command ports for timerA and timer B, user can choose different operation mode and different internal clock rate by setting these two ports. When timer/counter overflow, it will generate a TRGA(B) interrupt request to interrupt control unit.



TIMER/COUNTER CONTROL

P8.1/TRGB, P8.3/TRGA is the external timer input for timerA and timerB, it is used in event counter and pulse-width measurement mode.

Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/counterB.

Port 28	3 2	1 0		TIMER/COUNTER MODE SELECTION			
	TMSA	TMSA IPSA		TMSA (B)	Function description		
	Initial	state: 0000)	0 0	Stop		
				0 1	Event counter mode		
Port 29	3 2	1 0		1 0	Timer mode		
	TMSB	IPSB		11	Pulse width measurement mode		
	Initial	state: 0000)				




INTERN	INTERNAL PULSE-RATE SELECTION				
IPSA(B)	Function description				
0 0	XIN/2 ¹⁰ Hz				
0 1	XIN/2 ¹⁴ Hz				
1 0	XIN/2 ¹⁸ Hz				
1 1	XIN/2 ²² Hz				

TIMER/COUNTER FUNCTION

Each timer/counter can execute any one of these functions independly.

EVENT COUNTER MODE

For event counter mode, timer/counter increases one at any rising edge of P8.1/TRGB for timerB. (P8.3/ TRGA for timerA) When timer B(timerA) counts overflow, it will give interrupt control an interrupt request TRGB (TRGA).



PROGRAM EXAMPLE: Enable timerA with P28.


LDIA #0100B;

OUTA P28; Enable timerA with event counter mode

TIMER MODE

For timer mode, timer/counter increase one at any rising edge of internal pulse. User can choose 4 kinds of internal pulse rate by setting IPSB for timerB (IPSA for timerA).

When timer/counter counts overflow, TRGB (TRGA) will be generated to interrupt control unit.



PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock XIN=4MHz LDIA #0100B;

EXAE; enable mask 2

EICIL 110111B; internupt latch \leftarrow 0, enable EI

LDIA #06H;



STATAL; LDIA #01H; STATAM; LDIA #0FH; STATAH;

LDIA #1000B;

OUTA P28; enable timerA with internal pulse rate: XIN/210 Hz

NOTE: The preset value of timer/counter register is calculated as following procedure.

Internal pulse rate: $XIN/2^{10}$; XIN = 4MHz


The time of timer counter count one = 2^{10} /XIN = 1024/4000=0.256ms

The number of internal pulse to get timer overflow = 60 ms / 0.256 ms = 234.375 = 0 EAH

The preset value of timer/counter register = 1000H - 0EAH = 0F16H

PULSE WIDTH MEASUREMENT MODE

For the pulse width measurement mode, the counter only incressed by the rising edge of internal pulse rate as external timer/counter input (P8.1/TRGB, P8.3/TRGA), interrupt request will be generated as soon as timer/counter count overflow.



PROGRAM EXAMPLE: Enable timerA by pulse width measurement mode.

LDIA #1100B;

OUTA P28; Enable timerA with event counter mode.


INTERRUPT FUNCTION

There are 5 interrupt sources, 2 external interrupt sources, 3 internal interrupt sources. Multiple interrupts are admitted according the priority.

Туре	Interrupt source	Priority	Interrupt Latch	Interrupt Enable condition	Program ROM entry address
External	External interrupt(INT0)	1	IL5	EI=1	002H
Internal	Reserved	2	IL4	EI=1, MASK3=1	004H
Internal	TimerA overflow interrupt (TRGA)	3	IL3	EI=1, MASK2=1	006H
Internal	TimerB overflow interrupt (TRGB)	4	IL2	EI=1, MASK1=1	008H
Internal	Time base interrupt(TBI)	5	IL1		00AH
External	External interrupt(INT1)	6	IL0	EI=1,MASK0=1	00CH



INTERRUPT STRUCTURE



Interrupt controller:

ILO-IL5 : Interrupt latch . Hold all interrupt requests from all interrupt sources. ILr can not be

set by program, but can be reset by program or system reset, so IL only can decide

which interrupt source can be accepted.

MASK0-MASK3 : Except INTO ,MASK register can promit or inhibit all interrupt sources.

EI : Enable interrupt Flip-Flop can promit or inhibit all interrupt sources, when inter-

rupt happened, EI is cleared to "0" automatically, after RTI instruction happened,

EI will be set to "1" again.

Priority checker: Check interrupt priority when multiple interrupts happened.

INTERRUPT FUNCTION

The procedure of interrupt operation:

- 1. Push PC and all flags to stack.
- 2. Set interrupt entry address into PC.
- 3. Set SF= 1.
- 4. Clear EI to inhibit other interrupts happened.
- 5. Clear the IL for which interrupt source has already be accepted.
- 6. To excute interrupt subroutine from the interrupt entry address.
- 7. CPU accept RTI, restore PC and flags from stack . Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "INTO, TRGA"

LDIA #1100B;

EXAE; set mask register "1100B" EICIL 111111B; enable interrupt F.F.



POWER SAVING FUNCTION (Sleep / Hold function)

During sleep and hold condition, CPU holds the system's internal status with a low power consumption, for the sleep mode, the system clock will be stoped in the sleep condition and system need a warm up time for the stability of system clock running after wakeup. In the other way, for the hold mode, the system clock does not stop at all and it does not need a warm-up time any way.

The sleep and hold mode is controlled by Port 16 and released by P0(0..3)/WAKEUP0-3 or WAKEUP.

P16	3	2	1	0	_
	WM	SE	SW	WT	initial value :0000

SWWT	Set wake-up	warm-up tim
0 0	2 ¹⁸ /XIN	
0 1	2 ¹⁴ /XIN	
10	2 ¹⁶ /XIN	
11	Hold mode	

WM	Set wake-up release mode
0	Wake-up in edge release mode
1	Wake-up in level release mode

SE	Enable sleep/hold
0	Reserved
1	Enable sleep / hold rnode

Sleep and hold condition:

- 1. Osc stop (sleep only) and CPU internal status held .
- 2. Internal time base clear to "0".
- 3. CPU internal memory ,flags, register, I/O held original states.
- 4. Program counter hold the executed address after sleep release.

Release condition:

- 1. Osc start to oscillating.(sleep only).
- 2. Warm-up time passing (sleep only).
- 3. According PC to execute the following program.

There is one kind of sleep/hold release mode.

1. Edge release mode:

Release sleep/hold condition by the falling edge of any one of P0(0..3)/WAKEUP0..3 or by the rising edge of WAKEUP.

Note: There are 4 independent mask options for wakeup function in EM73290. So, the wakeup function of P0(0..3)/WAKEUP0..3 are enabled or disabled independently.




RESETTING FUNCTION

When CPU in normal working condition and RESET pin holds in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, and when RESET pin changes to high level, CPU begins to work in normal condition.

The CPU internal state during reset condition is as following table:

Hardware condition in RESET state	Initial value
Program counter	000h
Status flag	01h
Interrupt enable flip-flop (EI)	00h
MASK0 ,1, 2, 3	00h
Interrupt latch (IL)	00h
P16, 25, 28, 29	00h
P1, 2, 6, 7, 8, 9	0Fh
XIN	Start oscillation

The RESET pin is a hysteresis input pin and it has a pull-up resistor available by mask option. The simplest RESET circuit is connect \overline{RESET} pin with a capacitor to V_{SS} and a diode to V_{DD} .





EM73290 I/O PORT DESCRIPTION:

Port		Input function		Output function	Note
0	Е	Input port, wakeup function			
1			Е	Output port with LED driving	
2			Е	Output port with LED driving	
3					
4					
5					
6	Е	Input port	Е	Output port	
7	Е	Input port	Е	Output port	
8	Е	Input port, external interrupt input	Е	Output port	
9	Е	Input port	Е	Output port	
10					
11					
12					
13					
14					
15					
16			I	Sleep mode control register	
17					
18					
19					
20					
21					
22					
23					
24					
25			I	Timebase control register	
26					
27					
28			I	Timer/counter A control register	
29			I	Timer/counter B control register	
30					
31					



ABSOLUTE MAXIMUM RATINGS

Items	Sym.	Ratings	Conditions
Supply Voltage	$V_{_{ m DD}}$	-0.5V to 6V	
Input Voltage	V _{IN}	$-0.5V$ to $V_{DD} + 0.5V$	
Output Voltage	V _o	-0.5 V to $V_{DD} + 0.5$ V	
Power Dissipation	$P_{_{\rm D}}$	300mW	T _{OPR} =50°C
Operating Temperature	T _{OPR}	0°C to 50°C	
Storage Temperature	T_{STG}	-55°C to 125°C	

RECOMMANDED OPERATING CONDITIONS

Items	Sym.	Ratings	Condition
Supply Voltage	$V_{_{ m DD}}$	2.4V to 5.5V	
Input Voltage	V _{IH}	$0.90 \mathrm{xV}_\mathrm{DD}$ to V_DD	
	$V_{_{\rm IL}}$	$0V \text{ to } 0.10xV_{DD}$	
Operating Frequency	F _c	32K to 4MHz	XIN,XOUT (RC osc)
		32K to 1MHz	XIN,XOUT (crystal osc),V _{DD} >2.4V
		32K to 5MHz	XIN,XOUT (crystal osc),V _{DD} >4.5V

$\textbf{DC ELECTRICAL CHARACTERISTICS} \; (V_{_{DD}}\!\!=\!\!3\pm0.3V,\,V_{_{SS}}\!\!=\!\!0V,\,T_{_{OPR}}\!\!=\!\!25^{\circ}C)$

Parameters	Sym.	Min.	Typ.	Max.	Unit	Conditions
Supply current	I_{DD}	-	0.4	1	mA	V _{DD} =3.3V,no load, Fc=2MHz (RC osc : C=25pF)
		-	0.1	1	μΑ	V _{DD} =3.3V, sleep mode
Hysteresis voltage	$V_{_{\rm HYS+}}$	$0.50V_{DD}$	-	$0.75V_{DD}$	V	RESET, WAKEUP, P0, P8, P9
	V _{HYS-}	$0.20V_{\scriptscriptstyle m DD}$	-	$0.40V_{DD}$	V	
Input current	I _{IH}	-	-	±1	μΑ	$\overline{\text{RESET}}$, P0, $V_{\text{DD}} = 3.3 \text{V}$, $V_{\text{IH}} = 3.3 / 0 \text{V}$
		-	-	±1	μΑ	Open-drain, V _{DD} =3.3V,V _{IH} =3.3/0V
	I_{IL}	-	-	-500	μΑ	Push-pull, V_{DD} =3.3V, V_{IL} =0.4V
Output voltage	V _{OH}	2.0	-	-	V	Push-pull, V_{DD} =2.7V, I_{OH} =-40 μ A
	V _{OL}	-	-	0.3	V	V _{DD} =2.7V,I _{OL} =0.9mA [Note]
Output current	I _{OH}	0.9	-	-	mA	$V_{\rm DD} = 2.7 \text{V}, V_{\rm OH} = 2.4 \text{V}$
(P1 high drive)	I _{OL}	9	-	-	mA	$V_{\rm DD} = 2.7 \text{V}, V_{\rm OL} = 0.9 \text{V}$
Leakage current	I_{LO}	-	-	1	μΑ	Open-drain, $V_{DD}=3.3V$, $V_{O}=3.3V$
Input resistor	R _{IN}	100	200	300	ΚΩ	P0
		300	600	900	ΚΩ	RESET
Frequency stability		-	10	-	%	Fc=1MHz, RC osc, [F(3V)-F(2.4V)]/F(3V)
Frequency variation		-	30	-	%	Fc=1MHz, V _{DD} =3V, RC osc,
						[F(typical)-F(worse case)]/F(typical)



 $(V_{DD} = 5.0 \pm 0.5 V, V_{SS} = 0V, T_{OPR} = 25^{\circ}C)$


Parameters	Sym.	Min.	Тур.	Max.	Unit	Conditions
Supply current	I_{DD}	-	2	5.5	mA	V _{DD} =5.5V,no load, Fc=4.19MHz (crystal osc)
		-	0.7	1.5	mA	V _{DD} =5.5V,no load Fc=2MHz,
						(RC osc : C=15pF)
		-	0.1	1	μΑ	V _{DD} =5.5V, sleep mode
Hysteresis voltage	$V_{_{HYS+}}$	$0.50V_{\scriptscriptstyle m DD}$	-	0.75V _{DD}	V	RESET, WAKEUP, P0, P8, P9
	V _{HYS} -	0.20V _{DD}	-	$0.40V_{\mathrm{DD}}$	V	
Input current	I_{IH}	-	-	±1	μΑ	RESET, P0, V _{DD} =5.5V,V _{IH} =5.5/0V
		-	-	±1	μΑ	Open-drain, V _{DD} =5.5V,V _{IH} =5.5/0V
	$I_{_{\rm IL}}$	-	-	-1	mA	Push-pull, V _{DD} =5.5V ,V _{IL} =0.4V
Output voltage	V_{OH}	2.4	-	-	V	Push-pull, V_{DD} =4.5V, I_{OH} =-250 μ A
	V _{OL}	-	-	0.4	V	V_{DD} =4.5V, I_{OL} =2mA [Note]
Output voltage	I _{OH}	2	-	-	mA	V_{DD} =4.5V, V_{OH} =4.1V
(P1,P2 high drive)	\overline{I}_{OL}	20	-	-	mA	$V_{DD} = 4.5 \text{V}, V_{OL} = 1.0 \text{V}$
Leakage current	I_{LO}	-	-	1	μΑ	Open-drain, $V_{DD} = 5.5V$, $V_{O} = 5.5V$
Input resistor	$R_{_{\mathrm{IN}}}$	30	90	150	ΚΩ	P0
		100	300	450	$K\Omega$	RESET
Frequency stability		-	10	-	%	Fc=1M or 4MHz,RC osc, [F(5V)-F(4V)]
						/F(5V)
Frequency variation		-	30	-	%	Fc=1MHz, V _{DD} =5V,
						[F(typical)-F(worse case)]/F(typical)

[Note]: All output and Port 1, Port 2 low drive.




RESET PIN TYPE

TYPE RESET-A




OSCILLATION PIN TYPE

TYPE OSC-A




TYPE OSC-D




INPUT PIN TYPE


TYPE INPUT-A



TYPE INPUT-B




TYPE INPUT-I






I/O PIN TYPE

TYPE OUTPUT




TYPE OUTPUT-A




I/O PIN TYPE


TYPE I/O



TYPE I/O-A



TYPE I/O-C




Path A: For set and clear bit of port instructions, data goes through path A from output data latch to CPU.

Path B: For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.




APPLICTION CIRCUIT





PAD DIAGRAM



Chip Size : 2040 μm x 2510 μm

PadNo.	Symbol	X	Y
1	P8.3	-191.9	1017.4
2	P9.2	-347.7	1017.4
3	P6.0	-496.8	1017.4
4	P6.1	-625.6	1017.4
5	P6.2	-853.5	688.4
6	P6.3	-853.5	474.1
7	P7.0	-853.5	-196.0
8	P7.1	-853.5	-410.4
9	P7.2	-853.5	-611.6
10	P7.3	-853.5	-825.9
11	P1.0	-848.1	-1051.5
12	P1.1	-687.1	-1051.5
13	P1.2	-534.7	-1051.5
14	P1.3	-373.7	-1051.5
15	V _{ss}	77.7	-1051.5
16	P2.0	234.9	-1051.5
17	P2.1	395.9	-1051.5
18	P2.2	548.2	-1051.5
19	P2.3	797.6	-1030.4
20	P0.0/WAKEUP0	797.6	-873.1
21	P0.1/WAKEUP1	797.6	-718.4

^{*} This specification are subject to be changed without notice.



PadNo.	Symbol	X	Y
22	P0.2/WAKEUP2	797.6	-560.2
23	P0.3/WAKEUP3	797.6	-405.5
24	TEST	797.6	-247.3
25	XIN	769.2	136.9
26	XOUT	765.9	324.1
27	RESET	797.6	562.8
28	WAKEUP	797.6	721.0
29	P8.0/INT1	816.1	876.5
30	P8.1/TRGB	816.1	1032.3
31	P8.2/INTO	563.7	1017.4
32	P8.3/TRGA	414.6	1017.4
33	P9.0	258.8	1017.4
34	P9.1	109.7	1017.4
35	V _{DD}	-42.8	1017.4

Note : For PCB llayout, IC substrate must be floated or connect to $\boldsymbol{V}_{ss}.$



INSTRUCTION TABLE

(1) Data Transfer

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
LDA x	0110 1010 xxxx xxxx	$Acc\leftarrow RAM[x]$	2	2	-	Z	1
LDAM	0101 1010	$Acc \leftarrow RAM[HL]$	1	1	-	Z	1
LDAX	0110 0101	$Acc \leftarrow ROM[DP]_{L}$	1	2	-	Z	1
LDAXI	0110 0111	$Acc \leftarrow ROM[DP]_{H}, DP+1$	1	2	-	Z	1
LDH #k	1001 kkkk	HR←k	1	1	-	-	1
LDHL x	0100 1110 xxxx xx00	$LR \leftarrow RAM[x], HR \leftarrow RAM[x+1]$	2	2	-	-	1
LDIA #k	1101 kkkk	Acc←k	1	1	-	Z	1
LDL #k	1000 kkkk	LR←k	1	1	-	-	1
STA x	0110 1001 xxxx xxxx	RAM[x]←Acc	2	2	-	-	1
STAM	0101 1001	RAM[HL]←Acc	1	1	-	-	1
STAMD	0111 1101	RAM[HL]←Acc, LR-1	1	1	-	Z	С
STAMI	0111 1111	RAM[HL]←Acc, LR+1	1	1	-	Z	C'
STD #k,y	0100 1000 kkkk yyyy	RAM[y]←k	2	2	-	-	1
STDMI #k	1010 kkkk	$RAM[HL] \leftarrow k, LR+1$	1	1	-	Z	C'
THA	0111 0110	Acc←HR	1	1	-	Z	1
TLA	0111 0100	Acc←LR	1	1	-	Z	1

(2) Rotate

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
RLCA	0101 0000	←CF←Acc←	1	1	C	Z	C'
RRCA	0101 0001	\rightarrow CF \rightarrow Acc \rightarrow	1	1	C	Z	C'

(3) Arithmetic operation

Mnemonic	Object code (binary)) Operation description		Cycle	F	lag	
					C	Z	S
ADCAM	0111 0000	$Acc\leftarrow Acc + RAM[HL] + CF$	1	1	С	Z	C'
ADD #k,y	0100 1001 kkkk yyyy	$RAM[y] \leftarrow RAM[y] + k$	2	2	-	Z	C'
ADDA #k	0110 1110 0101 kkkk	Acc←Acc+k	2	2	-	Z	C'
ADDAM	0111 0001	$Acc\leftarrow Acc + RAM[HL]$	1	1	-	Z	C'
ADDH #k	0110 1110 1001 kkkk	HR←HR+k	2	2	-	Z	C'
ADDL #k	0110 1110 0001 kkkk	LR←LR+k	2	2	-	Z	C'
ADDM #k	0110 1110 1101 kkkk	RAM[HL]←RAM[HL] +k	2	2	-	Z	C'
DECA	0101 1100	Acc←Acc-1	1	1	-	Z	C
DECL	0111 1100	LR←LR-1	1	1	-	Z	C
DECM	0101 1101	RAM[HL]←RAM[HL] -1	1	1	-	Z	С
INCA	0101 1110	Acc←Acc + 1	1	1	-	Z	C'



INCL	0111 1110	LR←LR + 1	1	1	-	Z	C'
INCM	0101 1111	RAM[HL]←RAM[HL]+1	1	1	-	Z	C'
SUBA #k	0110 1110 0111 kkkk	Acc←k-Acc	2	2	-	Z	C
SBCAM	0111 0010	Acc←RAM[HL]- Acc - CF'	1	1	С	Z	С
SUBM #k	0110 1110 1111 kkkk	RAM[HL]←k - RAM[HL]	2	2	_	Z	C

(4) Logical operation

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	Flag	
					С	Z	S
ANDA #k	0110 1110 0110 kkkk	Acc←Acc&k	2	2	-	Z	Z'
ANDAM	0111 1011	Acc←Acc & RAM[HL]	1	1	-	Z	Z'
ANDM #k	0110 1110 1110 kkkk	RAM[HL]←RAM[HL]&k	2	2	-	Z	Z'
ORA #k	0110 1110 0100 kkkk	Acc←Acc ¦k	2	2	-	Z	Z'
ORAM	0111 1000	$Acc \leftarrow Acc \mid RAM[HL]$	1	1	-	Z	Z'
ORM #k	0110 1110 1100 kkkk	RAM[HL]←RAM[HL] ik	2	2	-	Z	Z'
XORAM	0111 1001	Acc←Acc^RAM[HL]	1	1	-	Z	Z'

(5) Exchange

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
EXA x	0110 1000 xxxx xxxx	$Acc \leftrightarrow RAM[x]$	2	2	-	Z	1
EXAH	0110 0110	Acc↔HR	1	2	-	Z	1
EXAL	0110 0100	Acc↔LR	1	2	-	Z	1
EXAM	0101 1000	Acc↔RAM[HL]	1	1	-	Z	1
EXHL x	0100 1100 xxxx xx00	$LR \leftrightarrow RAM[x],$					
		$HR \leftrightarrow RAM[x+1]$	2	2	-	-	1

(6) Branch

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
SBR a	00aa aaaa	If SF=1 then $PC \leftarrow PC_{11-6}.a_{5-0}$	1	1	_	_	1
		else null					
LBR a	1100 aaaa aaaa aaaa	If SF= 1 then PC←a else null	2	2	-	-	1

(7) Compare

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	Flag	
					C	Z	S
CMP #k,y	0100 1011 kkkk yyyy	k-RAM[y]	2	2	C	Z	Z'
CMPA x	0110 1011 xxxx xxxx	RAM[x]-Acc	2	2	C	Z	Z'
CMPAM	0111 0011	RAM[HL] - Acc	1	1	C	Z	Z'
CMPH #k	0110 1110 1011 kkkk	k - HR	2	2	-	Z	C
CMPIA #k	1011 kkkk	k - Acc	1	1	C	Z	Z'
CMPL #k	0110 1110 0011 kkkk	k-LR	2	2	-	Z	С

^{*} This specification are subject to be changed without notice.



(8) Bit manipulation

Mnemo	onic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
						C	Z	S
CLM	b	1111 00bb	$RAM[HL]_b \leftarrow 0$	1	1	-	-	1
CLP	p,b	0110 1101 11bb pppp	$PORT[p]_{b} \leftarrow 0$	2	2	-	-	1
CLPL		0110 0000	$PORT[LR_{3-2}+4]LR_{1-0} \leftarrow 0$	1	2	-	-	1
CLR	y,b	0110 1100 11bb yyyy	$RAM[y]_b \leftarrow 0$	2	2	-	-	1
SEM	b	1111 01bb	$RAM[HL]_{b} \leftarrow 1$	1	1	-	-	1
SEP	p,b	0110 1101 01bb pppp	$PORT[p]_b \leftarrow 1$	2	2	-	-	1
SEPL		0110 0010	$PORT[LR_{3-2}+4]LR_{1-0}\leftarrow 1$	1	2	-	-	1
SET	y,b	0110 1100 01bb yyyy	$RAM[y]_b \leftarrow 1$	2	2	-	-	1
TF	y,b	0110 1100 00bb yyyy	$SF \leftarrow RAM[y]_b'$	2	2	-	-	*
TFA	b	1111 10bb	SF←Acc _b '	1	1	-	-	*
TFM	b	1111 11bb	SF←RAM[HL] _b '	1	1	-	-	*
TFP	p,b	0110 1101 00bb pppp	$SF \leftarrow PORT[p]_{b}'$	2	2	-	-	*
TFPL		0110 0001	$SF \leftarrow PORT[LR_{3-2} + 4]LR_{1-0}'$	1	2	-	-	*
TT	y,b	0110 1100 10bb yyyy	$SF \leftarrow RAM[y]_b$	2	2	-	-	*
TTP	p,b	0110 1101 10bb pppp	$SF \leftarrow PORT[p]_b$	2	2	-	-	*

(9) Subroutine

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
LCALL a	0100 0aaa aaaa aaaa	STACK[SP]←PC,	2	2	-	-	-
		SP←SP -1, PC←a					
SCALL a	1110 nnnn	STACK[SP]←PC,	1	2	-	-	-
		$SP \leftarrow SP - 1$, $PC \leftarrow a$, $a = 8n + 6$					
		$(n=1\sim15),0086h (n=0)$					
RET	0100 1111	$SP \leftarrow SP + 1, PC \leftarrow STACK[SP]$	1	2	-	-	-

(10) Input/output

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					С	Z	S
INA p	0110 1111 0100 pppp	$Acc\leftarrow PORT[p]$	2	2	-	Z	Z'
INM p	0110 1111 1100 pppp	RAM[HL]←PORT[p]	2	2	-	-	Z'
OUT #k,p	0100 1010 kkkk pppp	PORT[p]←k	2	2	-	-	1
OUTA p	0110 1111 000p pppp	PORT[p]←Acc	2	2	-	-	1
OUTM p	0110 1111 100p pppp	PORT[p]←RAM[HL]	2	2	-	-	1
OUT12	0111 0111	PORT[2].PORT[1]←	1	2	-	-	1
		ROM[FE0h+CF.RAM[HL]]					

(11) Flag manipulation

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	Flag	
					C	Z	S
CGF	0101 0111	GF←0	1	1	-	-	1
SGF	0101 0101	GF←1	1	1	-	-	1



TFCFC	0101 0011	SF←CF', CF←0	1	1	0	-	*
TGS	0101 0100	SF←GF	1	1	_	-	*
TTCFS	0101 0010	SF←CF, CF←1	1	1	1	-	*
TZS	0101 1011	SF←ZF	1	1	-	-	*

(12) Interrupt control

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Fl	ag	
					C	$ \mathbf{Z} $	S
CIL r	0110 0011 11rr rrrr	IL←IL & r	2	2	-	-	1
DICIL r	0110 0011 10rr rrrr	EIF←0,IL←IL&r	2	2	-	-	1
EICIL r	0110 0011 01rr rrrr	EIF←1,IL←IL&r	2	2	-	-	1
EXAE	0111 0101	MASK↔Acc	1	1	-	-	1
RTI	0100 1101	SP←SP+1,FLAG.PC	1	2	*	*	*
		\leftarrow STACK[SP],EIF \leftarrow 1					

(13) CPU control

Γ	Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Fl	ag	
l						C	\mathbf{Z}	S
	NOP	0101 0110	no operation	1	1	-	-	-

(14) Timer/Counter & Data pointer & Stack pointer control

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					\mathbf{C}	\mathbf{Z}	S
LDADPL	0110 1010 1111 1100	Acc←[DP] _L	2	2	-	Z	1
LDADPM	0110 1010 1111 1101	$Acc\leftarrow [DP]_{M}$	2	2	-	Z	1
LDADPH	0110 1010 1111 1110	$Acc\leftarrow[DP]_{_{\mathrm{H}}}$	2	2	-	Z	1
LDASP	0110 1010 1111 1111	Acc←SP	2	2	-	Z	1
LDATAL	0110 1010 1111 0100	$Acc \leftarrow [TA]_L$	2	2	-	Z	1
LDATAM	0110 1010 1111 0101	$Acc \leftarrow [TA]_{M}$	2	2	-	Z	1
LDATAH	0110 1010 1111 0110	Acc←[TA] _H	2	2	-	Z	1
LDATBL	0110 1010 1111 1000	$Acc \leftarrow [TB]_{L}$	2	2	-	Z	1
LDATBM	0110 1010 1111 1001	$Acc\leftarrow[TB]_{M}$	2	2	-	Z	1
LDATBH	0110 1010 1111 1010	$Acc\leftarrow [TB]_{H}$	2	2	-	Z	1
STADPL	0110 1001 1111 1100	$[DP]_L \leftarrow Acc$	2	2	-	-	1
STADPM	0110 1001 1111 1101	$[DP]_{M} \leftarrow Acc$	2	2	-	-	1
STADPH	0110 1001 1111 1110	$[DP]_{H} \leftarrow Acc$	2	2	-	-	1
STASP	0110 1001 1111 1111	SP←Acc	2	2	-	-	1
STATAL	0110 1001 1111 0100	[TA] _L ←Acc	2	2	-	-	1
STATAM	0110 1001 1111 0101	[TA] _M ←Acc	2	2	-	-	1
STATAH	0110 1001 1111 0110	[TA] _H ←Acc	2	2	-	-	1
STATBL	0110 1001 1111 1000	[TB] _L ←Acc	2	2	-	-	1
STATBM	0110 1001 1111 1001	$[TB]_{M} \leftarrow Acc$	2	2	-	-	1
STATBH	0110 1001 1111 1010	[TB] _H ←Acc	2	2	-	-	1



**** SYMBOL DESCRIPTION

Symbol	Description	Symbol	Description
HR	H register	LR	L register
PC	Program counter	DP	Data pointer
SP	Stack pointer	STACK[SP]	Stack specified by SP
A _{CC}	Accumulator	FLAG	All flags
CF	Carry flag	ZF	Zero flag
SF	Status flag	GF	General flag
EI	Enable interrupt register	IL	Interrupt latch
MASK	Interrupt mask	PORT[p]	Port (address : p)
TA	Timer/counter A	TB	Timer/counter B
RAM[HL]	Data memory (address : HL)	RAM[x]	Data memory (address : x)
ROM[DP] _L	Low 4-bit of program memory	ROM[DP] _H	High 4-bit of program memory
[DP] _{I.}	Low 4-bit of data pointer register	[DP] _M	Middle 4-bit of data pointer register
[DP] _H	High 4-bit of data pointer register	$[TA]_{I}([TB]_{I})$	Low 4-bit of timer/counter A
			(timer/counter B) register
$[TA]_{M}([TB]_{M})$	Middle 4-bit of timer/counter A	$[TA]_{H}([TB]_{H})$	High 4-bit of timer/counter A
	(timer/counter B) register		(timer/counter B) register
\leftarrow	Transfer	\leftrightarrow	Exchange
+	Addition	-	Substraction
&	Logic AND		Logic OR
۸	Logic XOR	1	Inverse operation
	Concatenation	#k	4-bit immediate data
X	8-bit RAM address	у	4-bit zero-page address
p	4-bit or 5-bit port address	b	Bit address
r	6-bit interrupt latch	PC ₁₁₋₆	Bit 11 to 6 of program counter
LR ₁₋₀	Contents of bit assigned by bit	a ₅₋₀	Bit 5 to 0 of destination address for
	1 to 0 of LR		branch instruction
LR ₃₋₂	Bit 3 to 2 of LR		